60 GHz frequency conversion 90 nm CMOS circuits

    Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

    8 Citations (Scopus)

    Abstract

    This paper presents design and a characterisation of an active single-stage single-ended 30 to 60 GHz frequency doubler and a resistive down conversion mixer with differential buffer stage. These MMICs are realised using 90-nm CMOS process. The doubler exhibit 7.1 dB conversion loss and 10.8 dB fundamental frequency suppression with 0 dBm input power and 13.7 mW power consumption. Maximum output power of -4.2 dBm is achieved with 5 dBm input power. The mixer has 9.8 dB conversion gain with +5 dBm local oscillator level. The compression point P1dB is -2 dBm with 14 mW power consumption.
    Original languageEnglish
    Title of host publicationEuropean Microwave Integrated Circuit Conference, EuMIC 2008
    PublisherIEEE Institute of Electrical and Electronic Engineers
    Pages60-63
    ISBN (Print)978-2-87487-007-1
    DOIs
    Publication statusPublished - 2008
    MoE publication typeA4 Article in a conference publication
    Event3rd European Microwave Integrated Circuit Conference, EuMIC 2008 - Amsterdam, Netherlands
    Duration: 27 Oct 200828 Oct 2008

    Conference

    Conference3rd European Microwave Integrated Circuit Conference, EuMIC 2008
    Abbreviated titleEuMIC 2008
    CountryNetherlands
    CityAmsterdam
    Period27/10/0828/10/08

    Fingerprint Dive into the research topics of '60 GHz frequency conversion 90 nm CMOS circuits'. Together they form a unique fingerprint.

  • Cite this

    Kantanen, M., Holmberg, J., Karttaavi, T., & Volotinen, J. (2008). 60 GHz frequency conversion 90 nm CMOS circuits. In European Microwave Integrated Circuit Conference, EuMIC 2008 (pp. 60-63). IEEE Institute of Electrical and Electronic Engineers. https://doi.org/10.1109/EMICC.2008.4772228