Abstract
This paper continues presenting measurement results of a larger digital system based on the adiabatic static logic (ASL). The fundamental purpose of the research have been too investigate the useability of the ASL gates on a larger system as a possible solution to the power consumption problem existing in many digital CMOS circuits; an additional purpose of the present study have been to prove that a double clocked power source increases the power efficiency of the ASL system over the sigle clocked version. This time, a 8x8 multiplier was used as a demonstration.
| Original language | English |
|---|---|
| Title of host publication | Proceedings of 21st Norchip Conference |
| Publisher | TechnoData A/S |
| Pages | 187-190 |
| ISBN (Print) | 87-9826637-5-7 |
| Publication status | Published - 2003 |
| MoE publication type | B3 Non-refereed article in conference proceedings |
| Event | 21st Norchip Conference, NORCHIP 2003 - Riga, Latvia Duration: 10 Nov 2003 → 11 Nov 2003 |
Conference
| Conference | 21st Norchip Conference, NORCHIP 2003 |
|---|---|
| Country/Territory | Latvia |
| City | Riga |
| Period | 10/11/03 → 11/11/03 |
UN SDGs
This output contributes to the following UN Sustainable Development Goals (SDGs)
-
SDG 12 Responsible Consumption and Production
Keywords
- Logic
- low power
- Adiabatic
- recycling
- system
Fingerprint
Dive into the research topics of '8x8 Multiplier Based on Adiabatic Static Logic'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver