A 10-bit, 1.8-GS/s time-interleaved pipeline ADC

V. Hakkarainen, Arto Rantala, M. Aho, J. Riikonen, David Gomes-Martins, Markku Åberg, K. Halonen

    Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

    3 Citations (Scopus)


    In this paper, a 10-bit, 1.8-GS/s time-interleaved analog-to-digital converter (ADC) is presented. The ADC employs 24 parallel 10-bit pipeline ADCs to reach the conversion rate of 1.8GS/s. Sampling clocks are generated by a delay-locked loop (DLL), which includes a calibration of timing skew.
    Offset and gain error are calibrated in order to overcome the effects of device mismatch within a channel ADC.
    The ADC, implemented with a 0.35-μm BiCMOS, achieves an effective number of bits (ENOB) of 7.19 bits with a 764-MHz input while consuming 3.5W of power.
    Original languageEnglish
    Title of host publicationProceedings of the 14th IEEE International Conference on Electronics, Circuits, and Systems
    PublisherIEEE Institute of Electrical and Electronic Engineers
    ISBN (Print)978-1-4244-1377-5, 978-1-4244-1378-2
    Publication statusPublished - 2007
    MoE publication typeA4 Article in a conference publication
    Event14th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2007 - Marrakech, Morocco
    Duration: 11 Dec 200714 Dec 2007


    Conference14th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2007


    Dive into the research topics of 'A 10-bit, 1.8-GS/s time-interleaved pipeline ADC'. Together they form a unique fingerprint.

    Cite this