A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS

M. Hiienkari, J. Teittinen, L. Koskinen, M. Turnquist, M. Kaltiokallio, J. Mäkipää, A. Rantala, M. Sopanen

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

8 Citations (Scopus)

Abstract

The increased performance from technology scaling makes it feasible to operate digital circuits at ultra-low voltages without the significant performance limitation of earlier process generations. The theoretical minimum energy point resides in near-threshold voltages in current processes, but device and environment variations make it a challenge to operate the circuits reliably. This paper presents an ASIC implementation of a 32-bit RISC CPU in 28nm CMOS employing timing-error prevention with clock stretching to enable it to operate with minimal safety margins while maximizing energy efficiency. Measurements show 3.15pJ/cyc energy consumption at 400mV/2.4MHz, which corresponds to 39% energy savings and 83% EDP reduction compared to operation based on static signoff timing.
Original languageEnglish
Title of host publicationProceedings of the IEEE 2014 Custom Integrated Circuits Conference
PublisherInstitute of Electrical and Electronic Engineers IEEE
Pages1-4
ISBN (Print)1-4799-3286-8, 978-1-4799-3286-3
DOIs
Publication statusPublished - 2014
MoE publication typeA4 Article in a conference publication
EventIEEE 2014 Custom Integrated Circuits Conference, CICC, 36th Annual Custom Integrated Circuits Conference - San Jose, United States
Duration: 15 Sep 201417 Sep 2014

Conference

ConferenceIEEE 2014 Custom Integrated Circuits Conference, CICC, 36th Annual Custom Integrated Circuits Conference
Abbreviated titleCICC 2014
CountryUnited States
CitySan Jose
Period15/09/1417/09/14

Fingerprint

Reduced instruction set computing
Digital circuits
Application specific integrated circuits
Threshold voltage
Stretching
Program processors
Energy efficiency
Clocks
Energy conservation
Energy utilization
Networks (circuits)
Electric potential

Keywords

  • adaptation models
  • CMOS integrated circuits
  • central processing unit
  • clocks
  • latches
  • pipelines
  • timing

Cite this

Hiienkari, M., Teittinen, J., Koskinen, L., Turnquist, M., Kaltiokallio, M., Mäkipää, J., ... Sopanen, M. (2014). A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS. In Proceedings of the IEEE 2014 Custom Integrated Circuits Conference (pp. 1-4). Institute of Electrical and Electronic Engineers IEEE. https://doi.org/10.1109/CICC.2014.6946095
Hiienkari, M. ; Teittinen, J. ; Koskinen, L. ; Turnquist, M. ; Kaltiokallio, M. ; Mäkipää, J. ; Rantala, A. ; Sopanen, M. / A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS. Proceedings of the IEEE 2014 Custom Integrated Circuits Conference. Institute of Electrical and Electronic Engineers IEEE, 2014. pp. 1-4
@inproceedings{c3f6c5e667a045fab2d14760bf54e31d,
title = "A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS",
abstract = "The increased performance from technology scaling makes it feasible to operate digital circuits at ultra-low voltages without the significant performance limitation of earlier process generations. The theoretical minimum energy point resides in near-threshold voltages in current processes, but device and environment variations make it a challenge to operate the circuits reliably. This paper presents an ASIC implementation of a 32-bit RISC CPU in 28nm CMOS employing timing-error prevention with clock stretching to enable it to operate with minimal safety margins while maximizing energy efficiency. Measurements show 3.15pJ/cyc energy consumption at 400mV/2.4MHz, which corresponds to 39{\%} energy savings and 83{\%} EDP reduction compared to operation based on static signoff timing.",
keywords = "adaptation models, CMOS integrated circuits, central processing unit, clocks, latches, pipelines, timing",
author = "M. Hiienkari and J. Teittinen and L. Koskinen and M. Turnquist and M. Kaltiokallio and J. M{\"a}kip{\"a}{\"a} and A. Rantala and M. Sopanen",
year = "2014",
doi = "10.1109/CICC.2014.6946095",
language = "English",
isbn = "1-4799-3286-8",
pages = "1--4",
booktitle = "Proceedings of the IEEE 2014 Custom Integrated Circuits Conference",
publisher = "Institute of Electrical and Electronic Engineers IEEE",
address = "United States",

}

Hiienkari, M, Teittinen, J, Koskinen, L, Turnquist, M, Kaltiokallio, M, Mäkipää, J, Rantala, A & Sopanen, M 2014, A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS. in Proceedings of the IEEE 2014 Custom Integrated Circuits Conference. Institute of Electrical and Electronic Engineers IEEE, pp. 1-4, IEEE 2014 Custom Integrated Circuits Conference, CICC, 36th Annual Custom Integrated Circuits Conference, San Jose, United States, 15/09/14. https://doi.org/10.1109/CICC.2014.6946095

A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS. / Hiienkari, M.; Teittinen, J.; Koskinen, L.; Turnquist, M.; Kaltiokallio, M.; Mäkipää, J.; Rantala, A.; Sopanen, M.

Proceedings of the IEEE 2014 Custom Integrated Circuits Conference. Institute of Electrical and Electronic Engineers IEEE, 2014. p. 1-4.

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

TY - GEN

T1 - A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS

AU - Hiienkari, M.

AU - Teittinen, J.

AU - Koskinen, L.

AU - Turnquist, M.

AU - Kaltiokallio, M.

AU - Mäkipää, J.

AU - Rantala, A.

AU - Sopanen, M.

PY - 2014

Y1 - 2014

N2 - The increased performance from technology scaling makes it feasible to operate digital circuits at ultra-low voltages without the significant performance limitation of earlier process generations. The theoretical minimum energy point resides in near-threshold voltages in current processes, but device and environment variations make it a challenge to operate the circuits reliably. This paper presents an ASIC implementation of a 32-bit RISC CPU in 28nm CMOS employing timing-error prevention with clock stretching to enable it to operate with minimal safety margins while maximizing energy efficiency. Measurements show 3.15pJ/cyc energy consumption at 400mV/2.4MHz, which corresponds to 39% energy savings and 83% EDP reduction compared to operation based on static signoff timing.

AB - The increased performance from technology scaling makes it feasible to operate digital circuits at ultra-low voltages without the significant performance limitation of earlier process generations. The theoretical minimum energy point resides in near-threshold voltages in current processes, but device and environment variations make it a challenge to operate the circuits reliably. This paper presents an ASIC implementation of a 32-bit RISC CPU in 28nm CMOS employing timing-error prevention with clock stretching to enable it to operate with minimal safety margins while maximizing energy efficiency. Measurements show 3.15pJ/cyc energy consumption at 400mV/2.4MHz, which corresponds to 39% energy savings and 83% EDP reduction compared to operation based on static signoff timing.

KW - adaptation models

KW - CMOS integrated circuits

KW - central processing unit

KW - clocks

KW - latches

KW - pipelines

KW - timing

U2 - 10.1109/CICC.2014.6946095

DO - 10.1109/CICC.2014.6946095

M3 - Conference article in proceedings

SN - 1-4799-3286-8

SN - 978-1-4799-3286-3

SP - 1

EP - 4

BT - Proceedings of the IEEE 2014 Custom Integrated Circuits Conference

PB - Institute of Electrical and Electronic Engineers IEEE

ER -

Hiienkari M, Teittinen J, Koskinen L, Turnquist M, Kaltiokallio M, Mäkipää J et al. A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS. In Proceedings of the IEEE 2014 Custom Integrated Circuits Conference. Institute of Electrical and Electronic Engineers IEEE. 2014. p. 1-4 https://doi.org/10.1109/CICC.2014.6946095