A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS

M. Hiienkari, J. Teittinen, L. Koskinen, M. Turnquist, M. Kaltiokallio, J. Mäkipää, A. Rantala, M. Sopanen

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

8 Citations (Scopus)

Fingerprint Dive into the research topics of 'A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS'. Together they form a unique fingerprint.

Earth & Environmental Sciences