A configuration locking technique to reduce the configuration overhead of run-time reconfigurable devices

Yang Qu, Juha-Pekka Soininen, Jari Nurmi

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

1 Citation (Scopus)

Abstract

Run-time reconfigurable logic is an interesting design alterative in SoC design because it can simultaneously provide high performance and flexibility. However, its configuration overhead can largely decrease the system performance. In this work, we present a novel configuration locking technique to reduce the overhead. The idea is to lock at run-time a number of frequently used tasks on the configuration memory so that they cannot be evicted by other tasks. A number of real applications were used to validate the approach. The results show that using proper amount of resources to lock frequently used tasks can significantly improve the performance.
Original languageEnglish
Title of host publicationInternational Symposium on System-on-Chip, 2007
PublisherIEEE Institute of Electrical and Electronic Engineers
Pages43-47
ISBN (Print)978-1-4244-1367-6, 978-1-4244-1368-3
DOIs
Publication statusPublished - 2007
MoE publication typeA4 Article in a conference publication
EventInternational Symposium on System-on-Chip, SOC 2007 - Tampere, Finland
Duration: 20 Nov 200721 Nov 2007

Conference

ConferenceInternational Symposium on System-on-Chip, SOC 2007
Abbreviated titleSOC 2007
CountryFinland
CityTampere
Period20/11/0721/11/07

Fingerprint

Data storage equipment
System-on-chip

Cite this

Qu, Y., Soininen, J-P., & Nurmi, J. (2007). A configuration locking technique to reduce the configuration overhead of run-time reconfigurable devices. In International Symposium on System-on-Chip, 2007 (pp. 43-47). IEEE Institute of Electrical and Electronic Engineers . https://doi.org/10.1109/ISSOC.2007.4427423
Qu, Yang ; Soininen, Juha-Pekka ; Nurmi, Jari. / A configuration locking technique to reduce the configuration overhead of run-time reconfigurable devices. International Symposium on System-on-Chip, 2007. IEEE Institute of Electrical and Electronic Engineers , 2007. pp. 43-47
@inproceedings{f7e8f7dd327f499cbfca16ce86618f63,
title = "A configuration locking technique to reduce the configuration overhead of run-time reconfigurable devices",
abstract = "Run-time reconfigurable logic is an interesting design alterative in SoC design because it can simultaneously provide high performance and flexibility. However, its configuration overhead can largely decrease the system performance. In this work, we present a novel configuration locking technique to reduce the overhead. The idea is to lock at run-time a number of frequently used tasks on the configuration memory so that they cannot be evicted by other tasks. A number of real applications were used to validate the approach. The results show that using proper amount of resources to lock frequently used tasks can significantly improve the performance.",
author = "Yang Qu and Juha-Pekka Soininen and Jari Nurmi",
year = "2007",
doi = "10.1109/ISSOC.2007.4427423",
language = "English",
isbn = "978-1-4244-1367-6",
pages = "43--47",
booktitle = "International Symposium on System-on-Chip, 2007",
publisher = "IEEE Institute of Electrical and Electronic Engineers",
address = "United States",

}

Qu, Y, Soininen, J-P & Nurmi, J 2007, A configuration locking technique to reduce the configuration overhead of run-time reconfigurable devices. in International Symposium on System-on-Chip, 2007. IEEE Institute of Electrical and Electronic Engineers , pp. 43-47, International Symposium on System-on-Chip, SOC 2007, Tampere, Finland, 20/11/07. https://doi.org/10.1109/ISSOC.2007.4427423

A configuration locking technique to reduce the configuration overhead of run-time reconfigurable devices. / Qu, Yang; Soininen, Juha-Pekka; Nurmi, Jari.

International Symposium on System-on-Chip, 2007. IEEE Institute of Electrical and Electronic Engineers , 2007. p. 43-47.

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

TY - GEN

T1 - A configuration locking technique to reduce the configuration overhead of run-time reconfigurable devices

AU - Qu, Yang

AU - Soininen, Juha-Pekka

AU - Nurmi, Jari

PY - 2007

Y1 - 2007

N2 - Run-time reconfigurable logic is an interesting design alterative in SoC design because it can simultaneously provide high performance and flexibility. However, its configuration overhead can largely decrease the system performance. In this work, we present a novel configuration locking technique to reduce the overhead. The idea is to lock at run-time a number of frequently used tasks on the configuration memory so that they cannot be evicted by other tasks. A number of real applications were used to validate the approach. The results show that using proper amount of resources to lock frequently used tasks can significantly improve the performance.

AB - Run-time reconfigurable logic is an interesting design alterative in SoC design because it can simultaneously provide high performance and flexibility. However, its configuration overhead can largely decrease the system performance. In this work, we present a novel configuration locking technique to reduce the overhead. The idea is to lock at run-time a number of frequently used tasks on the configuration memory so that they cannot be evicted by other tasks. A number of real applications were used to validate the approach. The results show that using proper amount of resources to lock frequently used tasks can significantly improve the performance.

U2 - 10.1109/ISSOC.2007.4427423

DO - 10.1109/ISSOC.2007.4427423

M3 - Conference article in proceedings

SN - 978-1-4244-1367-6

SN - 978-1-4244-1368-3

SP - 43

EP - 47

BT - International Symposium on System-on-Chip, 2007

PB - IEEE Institute of Electrical and Electronic Engineers

ER -

Qu Y, Soininen J-P, Nurmi J. A configuration locking technique to reduce the configuration overhead of run-time reconfigurable devices. In International Symposium on System-on-Chip, 2007. IEEE Institute of Electrical and Electronic Engineers . 2007. p. 43-47 https://doi.org/10.1109/ISSOC.2007.4427423