A single clocked adiabatic static logic: A proposal for digital low power applications

Jouko Marjonen, Markku Åberg

    Research output: Contribution to journalArticleScientificpeer-review

    18 Citations (Scopus)

    Abstract

    A modified method to construct adiabatic logic is introduced. Advantages of this circuitry over most of the previous ones is that logic behaves in a static mode. In the present research the applicability of a one-phase power clock was studied. The functionality was guaranteed by having the power source frequency much higher than the logic frequency. The new logic gates do not differ much from any standard CMOS logic gates. The only difference is the use of diodes to form logical ‘1’ and ‘0’ states. The static nature of the introduced logic family makes possible to apply the charge recycling technic to other more complex digital circuits and systems. In measurements 77% power saving was achieved compared to a conventional CMOS logic.
    Original languageEnglish
    Pages (from-to)253-268
    Number of pages16
    JournalJournal of VLSI Signal Processing Systems for Signal, Image, and Video Technology
    Volume27
    Issue number3
    DOIs
    Publication statusPublished - 2001
    MoE publication typeA1 Journal article-refereed

    Fingerprint Dive into the research topics of 'A single clocked adiabatic static logic: A proposal for digital low power applications'. Together they form a unique fingerprint.

  • Cite this