Adaptive subthreshold timing-error detection 8 bit microcontroller in 65 nm CMOS

E. Laulainen, M.J. Turnquist, Jani Mäkipää, L. Koskinen

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

3 Citations (Scopus)

Abstract

Subthreshold voltage operation enables digital systems to operate at ultra-low energy levels.
However, as the voltage is reduced into subthreshold, the required safety margins become unrealistically large due to exponential dependencies.
These margins can be addressed in a system by sensors, replica-path circuits, or timing error detection (TED). Each of these methods require additional energy overhead. TED is the only method that accounts for both global and local variations.
This paper presents the first TED 8 bit microcontroller that is able to operate in subthreshold.
The microcontroller uses adaptable EDS circuits to adjust to system-level constraints. It is built in 65 nm CMOS, uses 10.42 pJ/instruction, occupies an area of 50,200 μm 2 , and operates down to 300 mV.
Original languageEnglish
Title of host publicationProceedings ISCAS 2012
Subtitle of host publicationInternational Symposium on Circuits and Systems
PublisherInstitute of Electrical and Electronic Engineers IEEE
Pages2953-2956
ISBN (Electronic)978-1-4673-0219-7
ISBN (Print)978-1-4673-0218-0
DOIs
Publication statusPublished - 2012
MoE publication typeNot Eligible
EventIEEE International Symposium on Circuits and Systems, ISCAS 2012 - Seoul
Duration: 20 May 201223 May 2013

Conference

ConferenceIEEE International Symposium on Circuits and Systems, ISCAS 2012
Abbreviated titleISCAS 2012
CitySeoul
Period20/05/1223/05/13

Fingerprint

Error detection
Microcontrollers
Networks (circuits)
Electric potential
Electron energy levels
Energy dispersive spectroscopy
Sensors

Cite this

Laulainen, E., Turnquist, M. J., Mäkipää, J., & Koskinen, L. (2012). Adaptive subthreshold timing-error detection 8 bit microcontroller in 65 nm CMOS. In Proceedings ISCAS 2012: International Symposium on Circuits and Systems (pp. 2953-2956). Institute of Electrical and Electronic Engineers IEEE. https://doi.org/10.1109/ISCAS.2012.6271936
Laulainen, E. ; Turnquist, M.J. ; Mäkipää, Jani ; Koskinen, L. / Adaptive subthreshold timing-error detection 8 bit microcontroller in 65 nm CMOS. Proceedings ISCAS 2012: International Symposium on Circuits and Systems. Institute of Electrical and Electronic Engineers IEEE, 2012. pp. 2953-2956
@inproceedings{f6da199ede514ea3b19d2dc06c409cab,
title = "Adaptive subthreshold timing-error detection 8 bit microcontroller in 65 nm CMOS",
abstract = "Subthreshold voltage operation enables digital systems to operate at ultra-low energy levels. However, as the voltage is reduced into subthreshold, the required safety margins become unrealistically large due to exponential dependencies. These margins can be addressed in a system by sensors, replica-path circuits, or timing error detection (TED). Each of these methods require additional energy overhead. TED is the only method that accounts for both global and local variations. This paper presents the first TED 8 bit microcontroller that is able to operate in subthreshold. The microcontroller uses adaptable EDS circuits to adjust to system-level constraints. It is built in 65 nm CMOS, uses 10.42 pJ/instruction, occupies an area of 50,200 μm 2 , and operates down to 300 mV.",
author = "E. Laulainen and M.J. Turnquist and Jani M{\"a}kip{\"a}{\"a} and L. Koskinen",
year = "2012",
doi = "10.1109/ISCAS.2012.6271936",
language = "English",
isbn = "978-1-4673-0218-0",
pages = "2953--2956",
booktitle = "Proceedings ISCAS 2012",
publisher = "Institute of Electrical and Electronic Engineers IEEE",
address = "United States",

}

Laulainen, E, Turnquist, MJ, Mäkipää, J & Koskinen, L 2012, Adaptive subthreshold timing-error detection 8 bit microcontroller in 65 nm CMOS. in Proceedings ISCAS 2012: International Symposium on Circuits and Systems. Institute of Electrical and Electronic Engineers IEEE, pp. 2953-2956, IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, 20/05/12. https://doi.org/10.1109/ISCAS.2012.6271936

Adaptive subthreshold timing-error detection 8 bit microcontroller in 65 nm CMOS. / Laulainen, E.; Turnquist, M.J.; Mäkipää, Jani; Koskinen, L.

Proceedings ISCAS 2012: International Symposium on Circuits and Systems. Institute of Electrical and Electronic Engineers IEEE, 2012. p. 2953-2956.

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

TY - GEN

T1 - Adaptive subthreshold timing-error detection 8 bit microcontroller in 65 nm CMOS

AU - Laulainen, E.

AU - Turnquist, M.J.

AU - Mäkipää, Jani

AU - Koskinen, L.

PY - 2012

Y1 - 2012

N2 - Subthreshold voltage operation enables digital systems to operate at ultra-low energy levels. However, as the voltage is reduced into subthreshold, the required safety margins become unrealistically large due to exponential dependencies. These margins can be addressed in a system by sensors, replica-path circuits, or timing error detection (TED). Each of these methods require additional energy overhead. TED is the only method that accounts for both global and local variations. This paper presents the first TED 8 bit microcontroller that is able to operate in subthreshold. The microcontroller uses adaptable EDS circuits to adjust to system-level constraints. It is built in 65 nm CMOS, uses 10.42 pJ/instruction, occupies an area of 50,200 μm 2 , and operates down to 300 mV.

AB - Subthreshold voltage operation enables digital systems to operate at ultra-low energy levels. However, as the voltage is reduced into subthreshold, the required safety margins become unrealistically large due to exponential dependencies. These margins can be addressed in a system by sensors, replica-path circuits, or timing error detection (TED). Each of these methods require additional energy overhead. TED is the only method that accounts for both global and local variations. This paper presents the first TED 8 bit microcontroller that is able to operate in subthreshold. The microcontroller uses adaptable EDS circuits to adjust to system-level constraints. It is built in 65 nm CMOS, uses 10.42 pJ/instruction, occupies an area of 50,200 μm 2 , and operates down to 300 mV.

U2 - 10.1109/ISCAS.2012.6271936

DO - 10.1109/ISCAS.2012.6271936

M3 - Conference article in proceedings

SN - 978-1-4673-0218-0

SP - 2953

EP - 2956

BT - Proceedings ISCAS 2012

PB - Institute of Electrical and Electronic Engineers IEEE

ER -

Laulainen E, Turnquist MJ, Mäkipää J, Koskinen L. Adaptive subthreshold timing-error detection 8 bit microcontroller in 65 nm CMOS. In Proceedings ISCAS 2012: International Symposium on Circuits and Systems. Institute of Electrical and Electronic Engineers IEEE. 2012. p. 2953-2956 https://doi.org/10.1109/ISCAS.2012.6271936