An 8-bit and 10-bit low power high speed neuron MOS digital-to-analog converter in 0.04 mm2

Arto Rantala, Pekka Kuivalainen, Markku Åberg

    Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

    Abstract

    Digital-to-analog converts utilizing neuron MOS-transistors were designed. A 8-bit version is implemented with only one neuron MOS-transistor and 8 capacitors. The silicon area of the D/A converter is only 0.04 mm 2 and the power consumption is 7.5 mW at 200 MS/s. The measured DNL is 0.23 LSB and INL 0.47 LSB. An enhanced version is also proposed. The silicon area of the enhanced circuit is smaller while the number of the bits can be increased to 10. A method to increase the linearity of the proposed D/A converters is presented.
    Original languageEnglish
    Title of host publicationProceedings of the 25th European Solid-State Circuits Conference
    PublisherEditions Frontières
    Pages310-314
    ISBN (Print)2-86332-246-X
    Publication statusPublished - 1999
    MoE publication typeA4 Article in a conference publication
    Event25th European Solid-State Circuits Conference, ESSCIRC '99 - Duisburg, Germany
    Duration: 21 Sep 199923 Sep 1999

    Conference

    Conference25th European Solid-State Circuits Conference, ESSCIRC '99
    CountryGermany
    CityDuisburg
    Period21/09/9923/09/99

    Fingerprint Dive into the research topics of 'An 8-bit and 10-bit low power high speed neuron MOS digital-to-analog converter in 0.04 mm<sup>2</sup>'. Together they form a unique fingerprint.

    Cite this