Analyzing transport and MAC layer in system-level performance simulation

Subayal Khan, Jukka Saastamoinen, Mikko Majanen, Jyrki Huusko, Jari Nurmi

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

4 Citations (Scopus)

Abstract

The modern mobile embedded devices support complex distributed applications via heterogeneous multi-core platforms. For the successful deployment of these applications, the scalability and performance analysis must be performed at all the layers of OSI model. This helps to identify the potential bottlenecks at different layers to perform the necessary optimizations. To achieve this goal, a framework is needed which accurately models the functionalities at different layers. The technical contributions described in this article include the extensions of ABstract inStruction wOrkLoad & execUtion plaTform based performance simulation (ABSOLUT) for the performance and scalability analysis of Transport and Medium Access Control (MAC) layers in the system level performance simulation. The article elaborates the design accuracy of the modeled components and their application in the context of M3 (multi-device, multi-vendor, multi-domain), which is a tri-layered conceptual interoperability architecture for embedded devices. These extensions pave the way towards the full coverage of the OSI model in the system-level performance simulation of distributed embedded systems. The network simulators for example ns-2, OMNeT++ and OPNET though provide detailed models of transport and MAC protocols but do not provide any framework such that these models can be used by the application workload models to mimic the real world use-cases. Also these models do not model the execution workload of these protocols on a particular execution platform and hence cannot be used in the architectural exploration of distributed embedded systems.
Original languageEnglish
Title of host publication2011 International Symposium on System on Chip (SoC)
PublisherInstitute of Electrical and Electronic Engineers IEEE
Number of pages8
ISBN (Electronic)978-1-4577-0672-1, 978-1-4577-0670-1
ISBN (Print)978-1-4577-0671-4
DOIs
Publication statusPublished - 2011
MoE publication typeNot Eligible
Event2011 International Symposium on System on Chip, SoC 2011 - Tampere, Finland
Duration: 31 Oct 20112 Nov 2011

Conference

Conference2011 International Symposium on System on Chip, SoC 2011
Abbreviated titleSoC 2011
CountryFinland
CityTampere
Period31/10/112/11/11

Fingerprint

Medium access control
OSI model
Embedded systems
Scalability
Network protocols
Interoperability
Simulators

Keywords

  • MAC
  • transport
  • ABSOLUT
  • OMNeT++
  • ns-2

Cite this

Khan, S., Saastamoinen, J., Majanen, M., Huusko, J., & Nurmi, J. (2011). Analyzing transport and MAC layer in system-level performance simulation. In 2011 International Symposium on System on Chip (SoC) Institute of Electrical and Electronic Engineers IEEE. https://doi.org/10.1109/ISSOC.2011.6089223
Khan, Subayal ; Saastamoinen, Jukka ; Majanen, Mikko ; Huusko, Jyrki ; Nurmi, Jari. / Analyzing transport and MAC layer in system-level performance simulation. 2011 International Symposium on System on Chip (SoC). Institute of Electrical and Electronic Engineers IEEE, 2011.
@inproceedings{02f6f389f24d43b4baa1484c0ab3a268,
title = "Analyzing transport and MAC layer in system-level performance simulation",
abstract = "The modern mobile embedded devices support complex distributed applications via heterogeneous multi-core platforms. For the successful deployment of these applications, the scalability and performance analysis must be performed at all the layers of OSI model. This helps to identify the potential bottlenecks at different layers to perform the necessary optimizations. To achieve this goal, a framework is needed which accurately models the functionalities at different layers. The technical contributions described in this article include the extensions of ABstract inStruction wOrkLoad & execUtion plaTform based performance simulation (ABSOLUT) for the performance and scalability analysis of Transport and Medium Access Control (MAC) layers in the system level performance simulation. The article elaborates the design accuracy of the modeled components and their application in the context of M3 (multi-device, multi-vendor, multi-domain), which is a tri-layered conceptual interoperability architecture for embedded devices. These extensions pave the way towards the full coverage of the OSI model in the system-level performance simulation of distributed embedded systems. The network simulators for example ns-2, OMNeT++ and OPNET though provide detailed models of transport and MAC protocols but do not provide any framework such that these models can be used by the application workload models to mimic the real world use-cases. Also these models do not model the execution workload of these protocols on a particular execution platform and hence cannot be used in the architectural exploration of distributed embedded systems.",
keywords = "MAC, transport, ABSOLUT, OMNeT++, ns-2",
author = "Subayal Khan and Jukka Saastamoinen and Mikko Majanen and Jyrki Huusko and Jari Nurmi",
note = "Project code: 31576",
year = "2011",
doi = "10.1109/ISSOC.2011.6089223",
language = "English",
isbn = "978-1-4577-0671-4",
booktitle = "2011 International Symposium on System on Chip (SoC)",
publisher = "Institute of Electrical and Electronic Engineers IEEE",
address = "United States",

}

Khan, S, Saastamoinen, J, Majanen, M, Huusko, J & Nurmi, J 2011, Analyzing transport and MAC layer in system-level performance simulation. in 2011 International Symposium on System on Chip (SoC). Institute of Electrical and Electronic Engineers IEEE, 2011 International Symposium on System on Chip, SoC 2011, Tampere, Finland, 31/10/11. https://doi.org/10.1109/ISSOC.2011.6089223

Analyzing transport and MAC layer in system-level performance simulation. / Khan, Subayal; Saastamoinen, Jukka; Majanen, Mikko; Huusko, Jyrki; Nurmi, Jari.

2011 International Symposium on System on Chip (SoC). Institute of Electrical and Electronic Engineers IEEE, 2011.

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

TY - GEN

T1 - Analyzing transport and MAC layer in system-level performance simulation

AU - Khan, Subayal

AU - Saastamoinen, Jukka

AU - Majanen, Mikko

AU - Huusko, Jyrki

AU - Nurmi, Jari

N1 - Project code: 31576

PY - 2011

Y1 - 2011

N2 - The modern mobile embedded devices support complex distributed applications via heterogeneous multi-core platforms. For the successful deployment of these applications, the scalability and performance analysis must be performed at all the layers of OSI model. This helps to identify the potential bottlenecks at different layers to perform the necessary optimizations. To achieve this goal, a framework is needed which accurately models the functionalities at different layers. The technical contributions described in this article include the extensions of ABstract inStruction wOrkLoad & execUtion plaTform based performance simulation (ABSOLUT) for the performance and scalability analysis of Transport and Medium Access Control (MAC) layers in the system level performance simulation. The article elaborates the design accuracy of the modeled components and their application in the context of M3 (multi-device, multi-vendor, multi-domain), which is a tri-layered conceptual interoperability architecture for embedded devices. These extensions pave the way towards the full coverage of the OSI model in the system-level performance simulation of distributed embedded systems. The network simulators for example ns-2, OMNeT++ and OPNET though provide detailed models of transport and MAC protocols but do not provide any framework such that these models can be used by the application workload models to mimic the real world use-cases. Also these models do not model the execution workload of these protocols on a particular execution platform and hence cannot be used in the architectural exploration of distributed embedded systems.

AB - The modern mobile embedded devices support complex distributed applications via heterogeneous multi-core platforms. For the successful deployment of these applications, the scalability and performance analysis must be performed at all the layers of OSI model. This helps to identify the potential bottlenecks at different layers to perform the necessary optimizations. To achieve this goal, a framework is needed which accurately models the functionalities at different layers. The technical contributions described in this article include the extensions of ABstract inStruction wOrkLoad & execUtion plaTform based performance simulation (ABSOLUT) for the performance and scalability analysis of Transport and Medium Access Control (MAC) layers in the system level performance simulation. The article elaborates the design accuracy of the modeled components and their application in the context of M3 (multi-device, multi-vendor, multi-domain), which is a tri-layered conceptual interoperability architecture for embedded devices. These extensions pave the way towards the full coverage of the OSI model in the system-level performance simulation of distributed embedded systems. The network simulators for example ns-2, OMNeT++ and OPNET though provide detailed models of transport and MAC protocols but do not provide any framework such that these models can be used by the application workload models to mimic the real world use-cases. Also these models do not model the execution workload of these protocols on a particular execution platform and hence cannot be used in the architectural exploration of distributed embedded systems.

KW - MAC

KW - transport

KW - ABSOLUT

KW - OMNeT++

KW - ns-2

U2 - 10.1109/ISSOC.2011.6089223

DO - 10.1109/ISSOC.2011.6089223

M3 - Conference article in proceedings

SN - 978-1-4577-0671-4

BT - 2011 International Symposium on System on Chip (SoC)

PB - Institute of Electrical and Electronic Engineers IEEE

ER -

Khan S, Saastamoinen J, Majanen M, Huusko J, Nurmi J. Analyzing transport and MAC layer in system-level performance simulation. In 2011 International Symposium on System on Chip (SoC). Institute of Electrical and Electronic Engineers IEEE. 2011 https://doi.org/10.1109/ISSOC.2011.6089223