Clock-gating in FPGAs: A novel and comparative evaluation

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

25 Citations (Scopus)

Abstract

Clock-gating has been employed in low-power FPGA designs based on an emulated and compromised method. So far in literature the actual efficiency of savings in power consumption is not thoroughly studied for this method. In this paper we evaluated the clock-gating technique in FPGAs, based on a novel and comparative process. For a set of design cases, both the FPGA and ASIC clock-gating methods were implemented. Figures of power consumption were obtained using the corresponding FPGA/ASIC power estimation tools and devices. The results show that in FPGAs, the efficiency of savings in dynamic power consumption is about 50% to 80% of its ASIC counterparts. However, we also found that compared to ASICs, clock-gating for FPGAs in terms of the efficiency of savings in total average power consumption was only about 6% to 30% of its ASIC counterparts due to FPGA's large static power consumption.
Original languageEnglish
Title of host publication9th EUROMICRO Conference on Digital System Design (DSD'06)
Pages584-588
DOIs
Publication statusPublished - 2006
MoE publication typeA4 Article in a conference publication
Event9th EUROMICRO Conference on Digital System Design, DSD06: Architectures, Methods and Tools - Dubrovnik, Croatia
Duration: 30 Aug 20061 Sep 2006
Conference number: 9

Conference

Conference9th EUROMICRO Conference on Digital System Design, DSD06
Abbreviated titleDSD06
CountryCroatia
CityDubrovnik
Period30/08/061/09/06

Fingerprint

Field programmable gate arrays (FPGA)
Clocks
Application specific integrated circuits
Electric power utilization

Keywords

  • ASIC
  • integrated circuits
  • application specific integrated circuits
  • clocks
  • logic design
  • low-power electronics
  • clock-gating technique
  • field programmable gate array
  • low-power FPGA design
  • power consumption

Cite this

Zhang, Y., Roivainen, J., & Mämmelä, A. (2006). Clock-gating in FPGAs: A novel and comparative evaluation. In 9th EUROMICRO Conference on Digital System Design (DSD'06) (pp. 584-588) https://doi.org/10.1109/DSD.2006.32
Zhang, Yan ; Roivainen, Jussi ; Mämmelä, Aarne. / Clock-gating in FPGAs : A novel and comparative evaluation. 9th EUROMICRO Conference on Digital System Design (DSD'06). 2006. pp. 584-588
@inproceedings{5e2b4d21dde54edd9cfa2f4b9c2ec55d,
title = "Clock-gating in FPGAs: A novel and comparative evaluation",
abstract = "Clock-gating has been employed in low-power FPGA designs based on an emulated and compromised method. So far in literature the actual efficiency of savings in power consumption is not thoroughly studied for this method. In this paper we evaluated the clock-gating technique in FPGAs, based on a novel and comparative process. For a set of design cases, both the FPGA and ASIC clock-gating methods were implemented. Figures of power consumption were obtained using the corresponding FPGA/ASIC power estimation tools and devices. The results show that in FPGAs, the efficiency of savings in dynamic power consumption is about 50{\%} to 80{\%} of its ASIC counterparts. However, we also found that compared to ASICs, clock-gating for FPGAs in terms of the efficiency of savings in total average power consumption was only about 6{\%} to 30{\%} of its ASIC counterparts due to FPGA's large static power consumption.",
keywords = "ASIC, integrated circuits, application specific integrated circuits, clocks, logic design, low-power electronics, clock-gating technique, field programmable gate array, low-power FPGA design, power consumption",
author = "Yan Zhang and Jussi Roivainen and Aarne M{\"a}mmel{\"a}",
year = "2006",
doi = "10.1109/DSD.2006.32",
language = "English",
isbn = "0-7695-2609-8",
pages = "584--588",
booktitle = "9th EUROMICRO Conference on Digital System Design (DSD'06)",

}

Zhang, Y, Roivainen, J & Mämmelä, A 2006, Clock-gating in FPGAs: A novel and comparative evaluation. in 9th EUROMICRO Conference on Digital System Design (DSD'06). pp. 584-588, 9th EUROMICRO Conference on Digital System Design, DSD06, Dubrovnik, Croatia, 30/08/06. https://doi.org/10.1109/DSD.2006.32

Clock-gating in FPGAs : A novel and comparative evaluation. / Zhang, Yan; Roivainen, Jussi; Mämmelä, Aarne.

9th EUROMICRO Conference on Digital System Design (DSD'06). 2006. p. 584-588.

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

TY - GEN

T1 - Clock-gating in FPGAs

T2 - A novel and comparative evaluation

AU - Zhang, Yan

AU - Roivainen, Jussi

AU - Mämmelä, Aarne

PY - 2006

Y1 - 2006

N2 - Clock-gating has been employed in low-power FPGA designs based on an emulated and compromised method. So far in literature the actual efficiency of savings in power consumption is not thoroughly studied for this method. In this paper we evaluated the clock-gating technique in FPGAs, based on a novel and comparative process. For a set of design cases, both the FPGA and ASIC clock-gating methods were implemented. Figures of power consumption were obtained using the corresponding FPGA/ASIC power estimation tools and devices. The results show that in FPGAs, the efficiency of savings in dynamic power consumption is about 50% to 80% of its ASIC counterparts. However, we also found that compared to ASICs, clock-gating for FPGAs in terms of the efficiency of savings in total average power consumption was only about 6% to 30% of its ASIC counterparts due to FPGA's large static power consumption.

AB - Clock-gating has been employed in low-power FPGA designs based on an emulated and compromised method. So far in literature the actual efficiency of savings in power consumption is not thoroughly studied for this method. In this paper we evaluated the clock-gating technique in FPGAs, based on a novel and comparative process. For a set of design cases, both the FPGA and ASIC clock-gating methods were implemented. Figures of power consumption were obtained using the corresponding FPGA/ASIC power estimation tools and devices. The results show that in FPGAs, the efficiency of savings in dynamic power consumption is about 50% to 80% of its ASIC counterparts. However, we also found that compared to ASICs, clock-gating for FPGAs in terms of the efficiency of savings in total average power consumption was only about 6% to 30% of its ASIC counterparts due to FPGA's large static power consumption.

KW - ASIC

KW - integrated circuits

KW - application specific integrated circuits

KW - clocks

KW - logic design

KW - low-power electronics

KW - clock-gating technique

KW - field programmable gate array

KW - low-power FPGA design

KW - power consumption

U2 - 10.1109/DSD.2006.32

DO - 10.1109/DSD.2006.32

M3 - Conference article in proceedings

SN - 0-7695-2609-8

SP - 584

EP - 588

BT - 9th EUROMICRO Conference on Digital System Design (DSD'06)

ER -

Zhang Y, Roivainen J, Mämmelä A. Clock-gating in FPGAs: A novel and comparative evaluation. In 9th EUROMICRO Conference on Digital System Design (DSD'06). 2006. p. 584-588 https://doi.org/10.1109/DSD.2006.32