Energy efficiency of a parallel HEVC software decoder for embedded devices

Erwan Raffin, Wassim Hamidouche, Erwan Nogues, Maxime Pelcat, Daniel Menard, Seppo Tomperi

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

1 Citation (Scopus)

Abstract

In the context of fast adoption and deployment of recent video compression standard and thanks to recent high performance embedded processors, software video decoding can be performed in real time. But, it becomes among the most energy-intensive applications. Current embedded processors are based on multi-core architecture with advanced convenient features such as Dynamic Voltage Frequency Scaling (DVFS) in order to reduce their power consumption, allowing low power video decoding when no hardware decoding support is available for a given device. This paper deals with energy efficiency impact of different parallelization strategies of a software High Efficiency Video Coding (HEVC) decoder on multi-core ARM big.LITTLE processor. These strategies include the exploitation of data and task-level parallelism, as well as the use of different available DVFS policies.
Original languageEnglish
Title of host publicationCF '15 Proceedings of the 12th ACM International Conference on Computing Frontiers
PublisherAssociation for Computing Machinery ACM
ISBN (Print)978-1-4503-3358-0
DOIs
Publication statusPublished - 2015
MoE publication typeA4 Article in a conference publication
Event12th ACM International Conference on Computing Frontiers, CF 2016 - Ischia, Italy
Duration: 18 May 201521 May 2015
Conference number: 12

Conference

Conference12th ACM International Conference on Computing Frontiers, CF 2016
Abbreviated titleCF 2016
CountryItaly
CityIschia
Period18/05/1521/05/15

Fingerprint

Image coding
Energy efficiency
Decoding
Electric potential
Image compression
Electric power utilization
Hardware

Keywords

  • DVFS
  • embedded systems
  • framebased parallelism
  • H.265
  • HEVC
  • low power
  • SIMD
  • video decoder
  • WPP

Cite this

Raffin, E., Hamidouche, W., Nogues, E., Pelcat, M., Menard, D., & Tomperi, S. (2015). Energy efficiency of a parallel HEVC software decoder for embedded devices. In CF '15 Proceedings of the 12th ACM International Conference on Computing Frontiers [62] Association for Computing Machinery ACM. https://doi.org/10.1145/2742854.2747286
Raffin, Erwan ; Hamidouche, Wassim ; Nogues, Erwan ; Pelcat, Maxime ; Menard, Daniel ; Tomperi, Seppo. / Energy efficiency of a parallel HEVC software decoder for embedded devices. CF '15 Proceedings of the 12th ACM International Conference on Computing Frontiers. Association for Computing Machinery ACM, 2015.
@inproceedings{7e14a69e755d4189bb5218cfa951e50f,
title = "Energy efficiency of a parallel HEVC software decoder for embedded devices",
abstract = "In the context of fast adoption and deployment of recent video compression standard and thanks to recent high performance embedded processors, software video decoding can be performed in real time. But, it becomes among the most energy-intensive applications. Current embedded processors are based on multi-core architecture with advanced convenient features such as Dynamic Voltage Frequency Scaling (DVFS) in order to reduce their power consumption, allowing low power video decoding when no hardware decoding support is available for a given device. This paper deals with energy efficiency impact of different parallelization strategies of a software High Efficiency Video Coding (HEVC) decoder on multi-core ARM big.LITTLE processor. These strategies include the exploitation of data and task-level parallelism, as well as the use of different available DVFS policies.",
keywords = "DVFS, embedded systems, framebased parallelism, H.265, HEVC, low power, SIMD, video decoder, WPP",
author = "Erwan Raffin and Wassim Hamidouche and Erwan Nogues and Maxime Pelcat and Daniel Menard and Seppo Tomperi",
year = "2015",
doi = "10.1145/2742854.2747286",
language = "English",
isbn = "978-1-4503-3358-0",
booktitle = "CF '15 Proceedings of the 12th ACM International Conference on Computing Frontiers",
publisher = "Association for Computing Machinery ACM",
address = "United States",

}

Raffin, E, Hamidouche, W, Nogues, E, Pelcat, M, Menard, D & Tomperi, S 2015, Energy efficiency of a parallel HEVC software decoder for embedded devices. in CF '15 Proceedings of the 12th ACM International Conference on Computing Frontiers., 62, Association for Computing Machinery ACM, 12th ACM International Conference on Computing Frontiers, CF 2016, Ischia, Italy, 18/05/15. https://doi.org/10.1145/2742854.2747286

Energy efficiency of a parallel HEVC software decoder for embedded devices. / Raffin, Erwan; Hamidouche, Wassim; Nogues, Erwan; Pelcat, Maxime; Menard, Daniel; Tomperi, Seppo.

CF '15 Proceedings of the 12th ACM International Conference on Computing Frontiers. Association for Computing Machinery ACM, 2015. 62.

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

TY - GEN

T1 - Energy efficiency of a parallel HEVC software decoder for embedded devices

AU - Raffin, Erwan

AU - Hamidouche, Wassim

AU - Nogues, Erwan

AU - Pelcat, Maxime

AU - Menard, Daniel

AU - Tomperi, Seppo

PY - 2015

Y1 - 2015

N2 - In the context of fast adoption and deployment of recent video compression standard and thanks to recent high performance embedded processors, software video decoding can be performed in real time. But, it becomes among the most energy-intensive applications. Current embedded processors are based on multi-core architecture with advanced convenient features such as Dynamic Voltage Frequency Scaling (DVFS) in order to reduce their power consumption, allowing low power video decoding when no hardware decoding support is available for a given device. This paper deals with energy efficiency impact of different parallelization strategies of a software High Efficiency Video Coding (HEVC) decoder on multi-core ARM big.LITTLE processor. These strategies include the exploitation of data and task-level parallelism, as well as the use of different available DVFS policies.

AB - In the context of fast adoption and deployment of recent video compression standard and thanks to recent high performance embedded processors, software video decoding can be performed in real time. But, it becomes among the most energy-intensive applications. Current embedded processors are based on multi-core architecture with advanced convenient features such as Dynamic Voltage Frequency Scaling (DVFS) in order to reduce their power consumption, allowing low power video decoding when no hardware decoding support is available for a given device. This paper deals with energy efficiency impact of different parallelization strategies of a software High Efficiency Video Coding (HEVC) decoder on multi-core ARM big.LITTLE processor. These strategies include the exploitation of data and task-level parallelism, as well as the use of different available DVFS policies.

KW - DVFS

KW - embedded systems

KW - framebased parallelism

KW - H.265

KW - HEVC

KW - low power

KW - SIMD

KW - video decoder

KW - WPP

U2 - 10.1145/2742854.2747286

DO - 10.1145/2742854.2747286

M3 - Conference article in proceedings

SN - 978-1-4503-3358-0

BT - CF '15 Proceedings of the 12th ACM International Conference on Computing Frontiers

PB - Association for Computing Machinery ACM

ER -

Raffin E, Hamidouche W, Nogues E, Pelcat M, Menard D, Tomperi S. Energy efficiency of a parallel HEVC software decoder for embedded devices. In CF '15 Proceedings of the 12th ACM International Conference on Computing Frontiers. Association for Computing Machinery ACM. 2015. 62 https://doi.org/10.1145/2742854.2747286