Fault-tolerant programmable logic array for nanoelectronics

Jacek Flak (Corresponding Author), M. Laiho

Research output: Contribution to journalArticleScientificpeer-review

5 Citations (Scopus)

Abstract

This paper presents the architecture for a nanoelectronic logic system in which a regular array of logic gates with programmable interconnections is accompanied by a data transmitter and receiver as well as program registers and a controller. Binary programmable interconnections assure system versatility by providing the means of computing different logic operations. They also allow setting the redundancy level via the number of columns clustered to compute a certain function. A system operation is explained and visualized with a number of examples. The embedded scheme of fault tolerance can effectively mitigate permanent, as well as transient, faults. Some implementation and performance aspects are approached through simulations of single‐electron tunneling structures. However, the proposed architectural concept is generic and can be applied to systems implemented with alternative nanotechnologies.
Original languageEnglish
Pages (from-to)1233-1247
Number of pages15
JournalInternational Journal of Circuit Theory and Applications
Volume40
Issue number12
DOIs
Publication statusPublished - 2012
MoE publication typeA1 Journal article-refereed

Fingerprint

Nanoelectronics
Logic gates
Fault tolerance
Fault-tolerant
Nanotechnology
Redundancy
Transmitters
Logic
Controllers
Interconnection
Transient Faults
Fault Tolerance
Transmitter
Receiver
Binary
Controller
Computing
Alternatives
Simulation
Architecture

Keywords

  • Fault tolerance
  • hybrid circuits
  • nanoelectronics
  • programmable logic array
  • single-electron devices

Cite this

@article{e51d225ba61f4b96b305c2c3df291a44,
title = "Fault-tolerant programmable logic array for nanoelectronics",
abstract = "This paper presents the architecture for a nanoelectronic logic system in which a regular array of logic gates with programmable interconnections is accompanied by a data transmitter and receiver as well as program registers and a controller. Binary programmable interconnections assure system versatility by providing the means of computing different logic operations. They also allow setting the redundancy level via the number of columns clustered to compute a certain function. A system operation is explained and visualized with a number of examples. The embedded scheme of fault tolerance can effectively mitigate permanent, as well as transient, faults. Some implementation and performance aspects are approached through simulations of single‐electron tunneling structures. However, the proposed architectural concept is generic and can be applied to systems implemented with alternative nanotechnologies.",
keywords = "Fault tolerance, hybrid circuits, nanoelectronics, programmable logic array, single-electron devices",
author = "Jacek Flak and M. Laiho",
year = "2012",
doi = "10.1002/cta.1795",
language = "English",
volume = "40",
pages = "1233--1247",
journal = "International Journal of Circuit Theory and Applications",
issn = "0098-9886",
publisher = "Wiley",
number = "12",

}

Fault-tolerant programmable logic array for nanoelectronics. / Flak, Jacek (Corresponding Author); Laiho, M.

In: International Journal of Circuit Theory and Applications, Vol. 40, No. 12, 2012, p. 1233-1247.

Research output: Contribution to journalArticleScientificpeer-review

TY - JOUR

T1 - Fault-tolerant programmable logic array for nanoelectronics

AU - Flak, Jacek

AU - Laiho, M.

PY - 2012

Y1 - 2012

N2 - This paper presents the architecture for a nanoelectronic logic system in which a regular array of logic gates with programmable interconnections is accompanied by a data transmitter and receiver as well as program registers and a controller. Binary programmable interconnections assure system versatility by providing the means of computing different logic operations. They also allow setting the redundancy level via the number of columns clustered to compute a certain function. A system operation is explained and visualized with a number of examples. The embedded scheme of fault tolerance can effectively mitigate permanent, as well as transient, faults. Some implementation and performance aspects are approached through simulations of single‐electron tunneling structures. However, the proposed architectural concept is generic and can be applied to systems implemented with alternative nanotechnologies.

AB - This paper presents the architecture for a nanoelectronic logic system in which a regular array of logic gates with programmable interconnections is accompanied by a data transmitter and receiver as well as program registers and a controller. Binary programmable interconnections assure system versatility by providing the means of computing different logic operations. They also allow setting the redundancy level via the number of columns clustered to compute a certain function. A system operation is explained and visualized with a number of examples. The embedded scheme of fault tolerance can effectively mitigate permanent, as well as transient, faults. Some implementation and performance aspects are approached through simulations of single‐electron tunneling structures. However, the proposed architectural concept is generic and can be applied to systems implemented with alternative nanotechnologies.

KW - Fault tolerance

KW - hybrid circuits

KW - nanoelectronics

KW - programmable logic array

KW - single-electron devices

U2 - 10.1002/cta.1795

DO - 10.1002/cta.1795

M3 - Article

VL - 40

SP - 1233

EP - 1247

JO - International Journal of Circuit Theory and Applications

JF - International Journal of Circuit Theory and Applications

SN - 0098-9886

IS - 12

ER -