Frame synchronized ring and its implementation

Research output: Book/ReportReport

Abstract

This publication presents the Frame Synchronized Ring (FSR), a multi-access inter-connection network. The FSR concept is based on a ring topology and a simple yet efficient distributed medium access control mechanism, which uses destination release policy. Performance of the bus is analysed, and the results of the mathematical analysis have been confirmed by computer simulation and by measurements with the prototype system. The design and implementation issues of the FSR are introduced, including a description of the first prototype, its performance characteristics, and electrical bus design considerations such as line termination, crosstalk, and achievable clock rate versus bus length. The prototype of the FSR is constructed using field programmable gate array chips, which enable a flexible way to implement prototypes. The bus width of 32 bits and system clock rate of 20 Mhz allow bit rates of over 600 Mbps per link. The next version of the FSR, constructed using ASIC components, will at least double the figures. Finally, some application aspects and horizons for the FSR are given. A real-time switch for digitized video, based on the prototype, is presented as a concrete application example.
Original languageEnglish
Place of PublicationEspoo
PublisherVTT Technical Research Centre of Finland
Number of pages112
ISBN (Print)951-38-4655-5
Publication statusPublished - 1995
MoE publication typeNot Eligible

Publication series

SeriesVTT Publications
Number217
ISSN1235-0621

Fingerprint

Clocks
Time switches
Medium access control
Application specific integrated circuits
Crosstalk
Field programmable gate arrays (FPGA)
Topology
Concretes
Computer simulation

Keywords

  • parallel processing systems
  • data processing
  • networks
  • multiaccess networks
  • data transfer
  • FSR
  • performance
  • simulation
  • hardware
  • servers

Cite this

Raatikainen, P., & Zidbeck, J. (1995). Frame synchronized ring and its implementation. Espoo: VTT Technical Research Centre of Finland. VTT Publications, No. 217
Raatikainen, Pertti ; Zidbeck, Juha. / Frame synchronized ring and its implementation. Espoo : VTT Technical Research Centre of Finland, 1995. 112 p. (VTT Publications; No. 217).
@book{8def0bed58864188b743ce2680542c40,
title = "Frame synchronized ring and its implementation",
abstract = "This publication presents the Frame Synchronized Ring (FSR), a multi-access inter-connection network. The FSR concept is based on a ring topology and a simple yet efficient distributed medium access control mechanism, which uses destination release policy. Performance of the bus is analysed, and the results of the mathematical analysis have been confirmed by computer simulation and by measurements with the prototype system. The design and implementation issues of the FSR are introduced, including a description of the first prototype, its performance characteristics, and electrical bus design considerations such as line termination, crosstalk, and achievable clock rate versus bus length. The prototype of the FSR is constructed using field programmable gate array chips, which enable a flexible way to implement prototypes. The bus width of 32 bits and system clock rate of 20 Mhz allow bit rates of over 600 Mbps per link. The next version of the FSR, constructed using ASIC components, will at least double the figures. Finally, some application aspects and horizons for the FSR are given. A real-time switch for digitized video, based on the prototype, is presented as a concrete application example.",
keywords = "parallel processing systems, data processing, networks, multiaccess networks, data transfer, FSR, performance, simulation, hardware, servers",
author = "Pertti Raatikainen and Juha Zidbeck",
note = "Project code: TTE4355",
year = "1995",
language = "English",
isbn = "951-38-4655-5",
series = "VTT Publications",
publisher = "VTT Technical Research Centre of Finland",
number = "217",
address = "Finland",

}

Raatikainen, P & Zidbeck, J 1995, Frame synchronized ring and its implementation. VTT Publications, no. 217, VTT Technical Research Centre of Finland, Espoo.

Frame synchronized ring and its implementation. / Raatikainen, Pertti; Zidbeck, Juha.

Espoo : VTT Technical Research Centre of Finland, 1995. 112 p. (VTT Publications; No. 217).

Research output: Book/ReportReport

TY - BOOK

T1 - Frame synchronized ring and its implementation

AU - Raatikainen, Pertti

AU - Zidbeck, Juha

N1 - Project code: TTE4355

PY - 1995

Y1 - 1995

N2 - This publication presents the Frame Synchronized Ring (FSR), a multi-access inter-connection network. The FSR concept is based on a ring topology and a simple yet efficient distributed medium access control mechanism, which uses destination release policy. Performance of the bus is analysed, and the results of the mathematical analysis have been confirmed by computer simulation and by measurements with the prototype system. The design and implementation issues of the FSR are introduced, including a description of the first prototype, its performance characteristics, and electrical bus design considerations such as line termination, crosstalk, and achievable clock rate versus bus length. The prototype of the FSR is constructed using field programmable gate array chips, which enable a flexible way to implement prototypes. The bus width of 32 bits and system clock rate of 20 Mhz allow bit rates of over 600 Mbps per link. The next version of the FSR, constructed using ASIC components, will at least double the figures. Finally, some application aspects and horizons for the FSR are given. A real-time switch for digitized video, based on the prototype, is presented as a concrete application example.

AB - This publication presents the Frame Synchronized Ring (FSR), a multi-access inter-connection network. The FSR concept is based on a ring topology and a simple yet efficient distributed medium access control mechanism, which uses destination release policy. Performance of the bus is analysed, and the results of the mathematical analysis have been confirmed by computer simulation and by measurements with the prototype system. The design and implementation issues of the FSR are introduced, including a description of the first prototype, its performance characteristics, and electrical bus design considerations such as line termination, crosstalk, and achievable clock rate versus bus length. The prototype of the FSR is constructed using field programmable gate array chips, which enable a flexible way to implement prototypes. The bus width of 32 bits and system clock rate of 20 Mhz allow bit rates of over 600 Mbps per link. The next version of the FSR, constructed using ASIC components, will at least double the figures. Finally, some application aspects and horizons for the FSR are given. A real-time switch for digitized video, based on the prototype, is presented as a concrete application example.

KW - parallel processing systems

KW - data processing

KW - networks

KW - multiaccess networks

KW - data transfer

KW - FSR

KW - performance

KW - simulation

KW - hardware

KW - servers

M3 - Report

SN - 951-38-4655-5

T3 - VTT Publications

BT - Frame synchronized ring and its implementation

PB - VTT Technical Research Centre of Finland

CY - Espoo

ER -

Raatikainen P, Zidbeck J. Frame synchronized ring and its implementation. Espoo: VTT Technical Research Centre of Finland, 1995. 112 p. (VTT Publications; No. 217).