TY - GEN
T1 - Harnessing Si CMOS technology for quantum information
AU - Hutin, L.
AU - Bertrand, B.
AU - Maurand, R.
AU - Urdampilleta, M.
AU - Jadot, B.
AU - Bohuslavskyi, Heorhii
AU - Bourdet, L.
AU - Niquet, Y.-M.
AU - Jehl, X.
AU - Barraud, S.
AU - Bauerle, C.
AU - Meunier, T.
AU - Sanquer, M.
AU - Franceschi, S. De
AU - Vinet, M.
N1 - Publisher Copyright:
© 2017 JSAP.
PY - 2017/6
Y1 - 2017/6
N2 - We present some recent progress towards the implementation of the basic building blocks of quantum information processing derived from a Si CMOS technology platform. In our approach, characterized by an emphasis on foundry compatibility in terms of processes and materials, the so-called qubits are encoded in the spin degree of freedom of gate-confined elementary charges. After introducing various qubit manipulation, coupling and readout schemes, we discuss some prospects for scalability, and in particular some potential advantages of the FDSOI technology.
AB - We present some recent progress towards the implementation of the basic building blocks of quantum information processing derived from a Si CMOS technology platform. In our approach, characterized by an emphasis on foundry compatibility in terms of processes and materials, the so-called qubits are encoded in the spin degree of freedom of gate-confined elementary charges. After introducing various qubit manipulation, coupling and readout schemes, we discuss some prospects for scalability, and in particular some potential advantages of the FDSOI technology.
UR - http://www.scopus.com/inward/record.url?scp=85051028327&partnerID=8YFLogxK
U2 - 10.23919/snw.2017.8242337
DO - 10.23919/snw.2017.8242337
M3 - Conference article in proceedings
SP - 141
EP - 142
BT - 2017 Silicon Nanoelectronics Workshop, SNW 2017
PB - IEEE Institute of Electrical and Electronic Engineers
ER -