Implementation aspects of fault-tolerant logic built with single-electron devices

Jacek Flak; Mika Laiho

doi:10.1109/NORCHP.2009.5397816

Implementation aspects of fault-tolerant logic built with single-electron devices

Jacek Flak
, Mika Laiho

University of Turku

Research output: Chapter in Book/Report/Conference proceeding › Conference article in proceedings › Scientific › peer-review

2 Citations (Scopus)

Abstract

This paper presents a single-electron tunneling (SET) device implementation of gates needed to build a nanoscale logic array for fault-tolerant computing. The proposed architecture is based on a regular array of locally interconnected SET gates controlled by CMOS peripheries. Embedded hardware and information redundancies help to surmount the limited reliability of nanodevices. Such a logic system can be versatile due to binary programmable interconnections. Gate structures designed for SET technology are presented and their simulation results are discussed.

Original language	English
Title of host publication	Proceedings of 2009 NORCHIP. Trondheim, Norway, 16 - 17 Nov. 2009
Publisher	IEEE Institute of Electrical and Electronic Engineers
Number of pages	4
ISBN (Electronic)	978-1-4244-4311-6
ISBN (Print)	978-1-4244-4310-9
DOIs	https://doi.org/10.1109/NORCHP.2009.5397816
Publication status	Published - 2009
MoE publication type	A4 Article in a conference publication
Event	2009 NORCHIP Conference - Trondheim, Norway Duration: 16 Nov 2009 → 17 Nov 2009

Conference

Conference	2009 NORCHIP Conference
Country/Territory	Norway
City	Trondheim
Period	16/11/09 → 17/11/09

Access to Document

10.1109/NORCHP.2009.5397816

Cite this

@inproceedings{65accaf81e564cf9b9f1ca0420451210,

title = "Implementation aspects of fault-tolerant logic built with single-electron devices",

abstract = "This paper presents a single-electron tunneling (SET) device implementation of gates needed to build a nanoscale logic array for fault-tolerant computing. The proposed architecture is based on a regular array of locally interconnected SET gates controlled by CMOS peripheries. Embedded hardware and information redundancies help to surmount the limited reliability of nanodevices. Such a logic system can be versatile due to binary programmable interconnections. Gate structures designed for SET technology are presented and their simulation results are discussed.",

author = "Jacek Flak and Mika Laiho",

year = "2009",

doi = "10.1109/NORCHP.2009.5397816",

language = "English",

isbn = "978-1-4244-4310-9 ",

booktitle = "Proceedings of 2009 NORCHIP. Trondheim, Norway, 16 - 17 Nov. 2009",

publisher = "IEEE Institute of Electrical and Electronic Engineers",

address = "United States",

note = "2009 NORCHIP Conference ; Conference date: 16-11-2009 Through 17-11-2009",

}

TY - GEN

T1 - Implementation aspects of fault-tolerant logic built with single-electron devices

AU - Flak, Jacek

AU - Laiho, Mika

PY - 2009

Y1 - 2009

N2 - This paper presents a single-electron tunneling (SET) device implementation of gates needed to build a nanoscale logic array for fault-tolerant computing. The proposed architecture is based on a regular array of locally interconnected SET gates controlled by CMOS peripheries. Embedded hardware and information redundancies help to surmount the limited reliability of nanodevices. Such a logic system can be versatile due to binary programmable interconnections. Gate structures designed for SET technology are presented and their simulation results are discussed.

AB - This paper presents a single-electron tunneling (SET) device implementation of gates needed to build a nanoscale logic array for fault-tolerant computing. The proposed architecture is based on a regular array of locally interconnected SET gates controlled by CMOS peripheries. Embedded hardware and information redundancies help to surmount the limited reliability of nanodevices. Such a logic system can be versatile due to binary programmable interconnections. Gate structures designed for SET technology are presented and their simulation results are discussed.

U2 - 10.1109/NORCHP.2009.5397816

DO - 10.1109/NORCHP.2009.5397816

M3 - Conference article in proceedings

SN - 978-1-4244-4310-9

BT - Proceedings of 2009 NORCHIP. Trondheim, Norway, 16 - 17 Nov. 2009

PB - IEEE Institute of Electrical and Electronic Engineers

T2 - 2009 NORCHIP Conference

Y2 - 16 November 2009 through 17 November 2009

ER -

Implementation aspects of fault-tolerant logic built with single-electron devices

Abstract

Conference

Access to Document

Fingerprint

Cite this