Implementation experiments of analog nonvolatile memory with a standard 0.35 μm CMOS

Arto Rantala, Matti Sopanen, Markku Åberg

    Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

    2 Citations (Scopus)

    Abstract

    This paper presents a study upon implementation of a nonvolatile memory with a standard CMOS process. The main emphasis is to obtain an analog, continuous value, EEPROM module. The accuracy, reliability and reproducibility performance of the different memory cells have been investigated. Different types of programming method have been tested and compared EEPROM cells have been processed with two different 0.35 μm CMOS processes and two different process runs. Measurement results show that a reliable, medium accuracy, analog EEPROM can be implemented without any process Modifications.
    Original languageEnglish
    Title of host publicationProceedings of the 22nd Norchip Conference 2004
    PublisherIEEE Institute of Electrical and Electronic Engineers
    Pages71-74
    ISBN (Print)978-0-7803-8510-8
    DOIs
    Publication statusPublished - 2004
    MoE publication typeA4 Article in a conference publication
    Event22nd NORCHIP Conference - Oslo, Norway
    Duration: 8 Nov 20049 Nov 2004

    Conference

    Conference22nd NORCHIP Conference
    Country/TerritoryNorway
    CityOslo
    Period8/11/049/11/04

    Fingerprint

    Dive into the research topics of 'Implementation experiments of analog nonvolatile memory with a standard 0.35 μm CMOS'. Together they form a unique fingerprint.

    Cite this