Low power HEVC software decoder for mobile devices

Erwan Raffin, Erwan Nogues, Wassim Hamidouche, Seppo Tomperi, Maxime Pelcat, Daniel Menard

Research output: Contribution to journalArticleScientificpeer-review

7 Citations (Scopus)

Abstract

In the context of mobile handheld devices, energy consumption is a primary concern and the process of video decoding is often among the most resource-intensive applications. Recent embedded processors are equipped with advanced features such as dynamic voltage frequency scaling (DVFS) in order to reduce their power consumption. These features can be used to perform low power video decoding when no hardware decoding support is available for a given standard. High efficiency video coding (HEVC) is a recent video standard offering state-of-the-art compression rates and advanced parallel processing solutions. This paper presents strategies for the power optimization of a real-time software HEVC decoder on NEON architecture. These strategies include the exploitation of data and task-level parallelism, as well as the use of a new frequency control system to optimize the processor DVFS, based on an estimation of the decoding complexity. Extensive power measurement results, based on a multi-core ARM big.LITTLE processor, are provided and compared to state-of-the-art. These results show that the proposed open-source implementation can reach an energy consumption below 21 nJ/px for HD decoding at 2.2 Mbits/s.

Original languageEnglish
Pages (from-to)495-507
Number of pages13
JournalJournal of Real-Time Image Processing
Volume12
Issue number2
DOIs
Publication statusPublished - 1 Aug 2016
MoE publication typeA1 Journal article-refereed

Fingerprint

Image coding
Mobile devices
Decoding
Energy utilization
Electric potential
Compaction
Electric power utilization
Hardware
Control systems
Processing

Keywords

  • DVFS
  • H.265
  • HEVC
  • Low power processing
  • Software video decoder

Cite this

Raffin, E., Nogues, E., Hamidouche, W., Tomperi, S., Pelcat, M., & Menard, D. (2016). Low power HEVC software decoder for mobile devices. Journal of Real-Time Image Processing, 12(2), 495-507. https://doi.org/10.1007/s11554-015-0512-8
Raffin, Erwan ; Nogues, Erwan ; Hamidouche, Wassim ; Tomperi, Seppo ; Pelcat, Maxime ; Menard, Daniel. / Low power HEVC software decoder for mobile devices. In: Journal of Real-Time Image Processing. 2016 ; Vol. 12, No. 2. pp. 495-507.
@article{41cc8cea0a77417099e03dd6c6b5f767,
title = "Low power HEVC software decoder for mobile devices",
abstract = "In the context of mobile handheld devices, energy consumption is a primary concern and the process of video decoding is often among the most resource-intensive applications. Recent embedded processors are equipped with advanced features such as dynamic voltage frequency scaling (DVFS) in order to reduce their power consumption. These features can be used to perform low power video decoding when no hardware decoding support is available for a given standard. High efficiency video coding (HEVC) is a recent video standard offering state-of-the-art compression rates and advanced parallel processing solutions. This paper presents strategies for the power optimization of a real-time software HEVC decoder on NEON architecture. These strategies include the exploitation of data and task-level parallelism, as well as the use of a new frequency control system to optimize the processor DVFS, based on an estimation of the decoding complexity. Extensive power measurement results, based on a multi-core ARM big.LITTLE processor, are provided and compared to state-of-the-art. These results show that the proposed open-source implementation can reach an energy consumption below 21 nJ/px for HD decoding at 2.2 Mbits/s.",
keywords = "DVFS, H.265, HEVC, Low power processing, Software video decoder",
author = "Erwan Raffin and Erwan Nogues and Wassim Hamidouche and Seppo Tomperi and Maxime Pelcat and Daniel Menard",
year = "2016",
month = "8",
day = "1",
doi = "10.1007/s11554-015-0512-8",
language = "English",
volume = "12",
pages = "495--507",
journal = "Journal of Real-Time Image Processing",
issn = "1861-8200",
publisher = "Springer",
number = "2",

}

Raffin, E, Nogues, E, Hamidouche, W, Tomperi, S, Pelcat, M & Menard, D 2016, 'Low power HEVC software decoder for mobile devices', Journal of Real-Time Image Processing, vol. 12, no. 2, pp. 495-507. https://doi.org/10.1007/s11554-015-0512-8

Low power HEVC software decoder for mobile devices. / Raffin, Erwan; Nogues, Erwan; Hamidouche, Wassim; Tomperi, Seppo; Pelcat, Maxime; Menard, Daniel.

In: Journal of Real-Time Image Processing, Vol. 12, No. 2, 01.08.2016, p. 495-507.

Research output: Contribution to journalArticleScientificpeer-review

TY - JOUR

T1 - Low power HEVC software decoder for mobile devices

AU - Raffin, Erwan

AU - Nogues, Erwan

AU - Hamidouche, Wassim

AU - Tomperi, Seppo

AU - Pelcat, Maxime

AU - Menard, Daniel

PY - 2016/8/1

Y1 - 2016/8/1

N2 - In the context of mobile handheld devices, energy consumption is a primary concern and the process of video decoding is often among the most resource-intensive applications. Recent embedded processors are equipped with advanced features such as dynamic voltage frequency scaling (DVFS) in order to reduce their power consumption. These features can be used to perform low power video decoding when no hardware decoding support is available for a given standard. High efficiency video coding (HEVC) is a recent video standard offering state-of-the-art compression rates and advanced parallel processing solutions. This paper presents strategies for the power optimization of a real-time software HEVC decoder on NEON architecture. These strategies include the exploitation of data and task-level parallelism, as well as the use of a new frequency control system to optimize the processor DVFS, based on an estimation of the decoding complexity. Extensive power measurement results, based on a multi-core ARM big.LITTLE processor, are provided and compared to state-of-the-art. These results show that the proposed open-source implementation can reach an energy consumption below 21 nJ/px for HD decoding at 2.2 Mbits/s.

AB - In the context of mobile handheld devices, energy consumption is a primary concern and the process of video decoding is often among the most resource-intensive applications. Recent embedded processors are equipped with advanced features such as dynamic voltage frequency scaling (DVFS) in order to reduce their power consumption. These features can be used to perform low power video decoding when no hardware decoding support is available for a given standard. High efficiency video coding (HEVC) is a recent video standard offering state-of-the-art compression rates and advanced parallel processing solutions. This paper presents strategies for the power optimization of a real-time software HEVC decoder on NEON architecture. These strategies include the exploitation of data and task-level parallelism, as well as the use of a new frequency control system to optimize the processor DVFS, based on an estimation of the decoding complexity. Extensive power measurement results, based on a multi-core ARM big.LITTLE processor, are provided and compared to state-of-the-art. These results show that the proposed open-source implementation can reach an energy consumption below 21 nJ/px for HD decoding at 2.2 Mbits/s.

KW - DVFS

KW - H.265

KW - HEVC

KW - Low power processing

KW - Software video decoder

UR - http://www.scopus.com/inward/record.url?scp=84930526251&partnerID=8YFLogxK

U2 - 10.1007/s11554-015-0512-8

DO - 10.1007/s11554-015-0512-8

M3 - Article

AN - SCOPUS:84930526251

VL - 12

SP - 495

EP - 507

JO - Journal of Real-Time Image Processing

JF - Journal of Real-Time Image Processing

SN - 1861-8200

IS - 2

ER -

Raffin E, Nogues E, Hamidouche W, Tomperi S, Pelcat M, Menard D. Low power HEVC software decoder for mobile devices. Journal of Real-Time Image Processing. 2016 Aug 1;12(2):495-507. https://doi.org/10.1007/s11554-015-0512-8