Low power successive approximation A/D conventer for passive RFID tag sensors

Jouko Marjonen, Riikka Alaoja, Hannu Ronkainen, Markku Åberg

    Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

    4 Citations (Scopus)


    A low power 10b A/D converter (ADC) for passive RFID sensor applications was designed and measured. The chip contained an offset voltage self correction sample-and-hold circuit (SHC) having a large input impedance required by capacitive sensors. The ADC is a successive approximation type converter used at clock frequency of 2 kHz. Sampling frequency was 75 Hz. Measured integral (INL) and differential (DNL) nonlinearities were 3.3 LSB and 4 LSB. The stand by power consumption was 2.3 muW at 1.8V supply voltage
    Original languageEnglish
    Title of host publicationProceedings of the 10th Biennial Baltic Electronics Conference, BEC 2006
    Subtitle of host publicationTallinn, Estonia, 2-4 Oct. 2006
    Place of PublicationTallinn, Estonia
    PublisherIEEE Institute of Electrical and Electronic Engineers
    ISBN (Electronic)1-4244-0415-0
    ISBN (Print)1-4244-0414-2
    Publication statusPublished - 2006
    MoE publication typeA4 Article in a conference publication

    Publication series

    SeriesProceedings of the Biennial Baltic Electronics Conference


    • Analog-to-digial converters, successive approximation
    • low power


    Dive into the research topics of 'Low power successive approximation A/D conventer for passive RFID tag sensors'. Together they form a unique fingerprint.

    Cite this