NoTA L_INdown Layer Implementation in FGPA: Design results

    Research output: Book/ReportReport

    Abstract

    NoTA (Network on Terminal Architecture) is an architecture to ease connecting together different devices, or sub-systems inside a single device. DIP (Device Interconnect Protocol) stack is the backbone of each NoTA instance, consising of protocol layers necessary for passing data from one NoTA network endpoint to another. So far, only NoTA software implementations have been published. In this article, an FPGA hardware implementation of NoTA is evaluated. Part of the NoTA DIP (L_INdown layer for simplified RS-232) was designed, synthesised, implemented and verified on a Xilinx FPGA board ML507. The implementation was built purely in FPGA slice logic and no microcontroller was used. In this article, implemented NoTA FPGA demonstration and its challenges and results are briefly discussed.
    Original languageEnglish
    Place of PublicationEspoo
    PublisherVTT Technical Research Centre of Finland
    Number of pages20
    ISBN (Electronic)978-951-38-7186-4
    Publication statusPublished - 2009
    MoE publication typeNot Eligible

    Publication series

    SeriesVTT Working Papers
    Number126

    Keywords

    • NoTA
    • FPGA

    Fingerprint Dive into the research topics of 'NoTA L_INdown Layer Implementation in FGPA: Design results'. Together they form a unique fingerprint.

  • Cite this

    Metso, M. (2009). NoTA L_INdown Layer Implementation in FGPA: Design results. VTT Technical Research Centre of Finland. VTT Working Papers, No. 126 http://www.vtt.fi/inf/pdf/workingpapers/2009/W126.pdf