Novel interpolator structure for digital symbol synchronisation

Markku Kiviranta

doi:10.1109/WCACEM.2005.1469755

Novel interpolator structure for digital symbol synchronisation

Research output: Chapter in Book/Report/Conference proceeding › Conference article in proceedings › Scientific › peer-review

4 Citations (Scopus)

Abstract

Timing adjustment in a digital modem is performed by interpolation after sampling with a fixed clock. A novel interpolator structure is proposed to avoid extrapolation problem, which arises if the fixed clock sampling rate is assumed to be equal to the nominal sampling rate of the interpolator output signal. The simulations indicate that the proposed structure works well and is superior to the conventional implementation.

Original language	English
Title of host publication	IEEE/ACES International Conference on Wireless Communications and Applied Computational Electromagnetics, 2005
Publisher	IEEE Institute of Electrical and Electronic Engineers
Pages	1014 - 1017
ISBN (Print)	0-7803-9068-7
DOIs	https://doi.org/10.1109/WCACEM.2005.1469755
Publication status	Published - 15 Aug 2005
MoE publication type	A4 Article in a conference publication
Event	2005 IEEE/ACES International Conference on Wireless Communications and Applied Computational Electromagnetics - Honolulu, United States Duration: 3 Apr 2005 → 7 Apr 2005

Conference

Conference	2005 IEEE/ACES International Conference on Wireless Communications and Applied Computational Electromagnetics
Country/Territory	United States
City	Honolulu
Period	3/04/05 → 7/04/05

Keywords

digital symbol synchronisation
timing
timing adjustment
sampling rate
synchronisation
signal sampling
interpolation
filtering theory
digital filters

Access to Document

10.1109/WCACEM.2005.1469755

Cite this

@inproceedings{d0cf3a8f9b9a495ab7c850c6bea712f5,

title = "Novel interpolator structure for digital symbol synchronisation",

abstract = "Timing adjustment in a digital modem is performed by interpolation after sampling with a fixed clock. A novel interpolator structure is proposed to avoid extrapolation problem, which arises if the fixed clock sampling rate is assumed to be equal to the nominal sampling rate of the interpolator output signal. The simulations indicate that the proposed structure works well and is superior to the conventional implementation.",

keywords = "digital symbol synchronisation, timing, timing adjustment, sampling rate, synchronisation, signal sampling, interpolation, filtering theory, digital filters",

author = "Markku Kiviranta",

year = "2005",

month = aug,

day = "15",

doi = "10.1109/WCACEM.2005.1469755",

language = "English",

isbn = "0-7803-9068-7",

pages = "1014 -- 1017",

booktitle = "IEEE/ACES International Conference on Wireless Communications and Applied Computational Electromagnetics, 2005",

publisher = "IEEE Institute of Electrical and Electronic Engineers",

address = "United States",

note = "2005 IEEE/ACES International Conference on Wireless Communications and Applied Computational Electromagnetics ; Conference date: 03-04-2005 Through 07-04-2005",

}

Kiviranta, M 2005, Novel interpolator structure for digital symbol synchronisation. in IEEE/ACES International Conference on Wireless Communications and Applied Computational Electromagnetics, 2005. IEEE Institute of Electrical and Electronic Engineers, pp. 1014 - 1017, 2005 IEEE/ACES International Conference on Wireless Communications and Applied Computational Electromagnetics, Honolulu, Hawaii, United States, 3/04/05. https://doi.org/10.1109/WCACEM.2005.1469755

Novel interpolator structure for digital symbol synchronisation. / Kiviranta, Markku.
IEEE/ACES International Conference on Wireless Communications and Applied Computational Electromagnetics, 2005. IEEE Institute of Electrical and Electronic Engineers, 2005. p. 1014 - 1017.

Research output: Chapter in Book/Report/Conference proceeding › Conference article in proceedings › Scientific › peer-review

TY - GEN

T1 - Novel interpolator structure for digital symbol synchronisation

AU - Kiviranta, Markku

PY - 2005/8/15

Y1 - 2005/8/15

N2 - Timing adjustment in a digital modem is performed by interpolation after sampling with a fixed clock. A novel interpolator structure is proposed to avoid extrapolation problem, which arises if the fixed clock sampling rate is assumed to be equal to the nominal sampling rate of the interpolator output signal. The simulations indicate that the proposed structure works well and is superior to the conventional implementation.

AB - Timing adjustment in a digital modem is performed by interpolation after sampling with a fixed clock. A novel interpolator structure is proposed to avoid extrapolation problem, which arises if the fixed clock sampling rate is assumed to be equal to the nominal sampling rate of the interpolator output signal. The simulations indicate that the proposed structure works well and is superior to the conventional implementation.

KW - digital symbol synchronisation

KW - timing

KW - timing adjustment

KW - sampling rate

KW - synchronisation

KW - signal sampling

KW - interpolation

KW - filtering theory

KW - digital filters

U2 - 10.1109/WCACEM.2005.1469755

DO - 10.1109/WCACEM.2005.1469755

M3 - Conference article in proceedings

SN - 0-7803-9068-7

SP - 1014

EP - 1017

BT - IEEE/ACES International Conference on Wireless Communications and Applied Computational Electromagnetics, 2005

PB - IEEE Institute of Electrical and Electronic Engineers

T2 - 2005 IEEE/ACES International Conference on Wireless Communications and Applied Computational Electromagnetics

Y2 - 3 April 2005 through 7 April 2005

ER -

Novel interpolator structure for digital symbol synchronisation

Abstract

Conference

Keywords

Access to Document

Fingerprint

Cite this