On the performance and cost of some PRAM models on CMP hardware

Martti Forsell (Corresponding Author)

Research output: Contribution to journalArticleScientificpeer-review

4 Citations (Scopus)

Abstract

The Parallel Random Access Machine is a very strong model of parallel computing that has resisted cost-efficient implementation attempts for decades. Recently, the development of VLSI technology has provided means for indirect on-chip implementation, but there are different variants of the PRAM model that provide different performance, area and power figures and it is not known how their implementations compare to each others. In this paper we measure the performance and estimate the cost of practical implementations of four PRAM models including EREW, Limited Arbitrary CRCW, Full Arbitrary CRCW, Full Arbitrary Multioperation CRCW on our Eclipse chip multiprocessor framework. Interestingly, the most powerful model shows the lowest simulation cost and highest performance/area and performance/power figures.
Original languageEnglish
Pages (from-to)387-404
Number of pages18
JournalInternational Journal of Foundations of Computer Science
Volume21
Issue number3
DOIs
Publication statusPublished - 2010
MoE publication typeA1 Journal article-refereed

Fingerprint

Hardware
Costs
Parallel processing systems

Keywords

  • Parallel computing
  • Performance
  • Power consumption
  • PRAM
  • Silicon area

Cite this

@article{56382b9642af4bb38bf44579114e3a54,
title = "On the performance and cost of some PRAM models on CMP hardware",
abstract = "The Parallel Random Access Machine is a very strong model of parallel computing that has resisted cost-efficient implementation attempts for decades. Recently, the development of VLSI technology has provided means for indirect on-chip implementation, but there are different variants of the PRAM model that provide different performance, area and power figures and it is not known how their implementations compare to each others. In this paper we measure the performance and estimate the cost of practical implementations of four PRAM models including EREW, Limited Arbitrary CRCW, Full Arbitrary CRCW, Full Arbitrary Multioperation CRCW on our Eclipse chip multiprocessor framework. Interestingly, the most powerful model shows the lowest simulation cost and highest performance/area and performance/power figures.",
keywords = "Parallel computing, Performance, Power consumption, PRAM, Silicon area",
author = "Martti Forsell",
year = "2010",
doi = "10.1142/S0129054110007325",
language = "English",
volume = "21",
pages = "387--404",
journal = "International Journal of Foundations of Computer Science",
issn = "0129-0541",
publisher = "World Scientific Publishing",
number = "3",

}

On the performance and cost of some PRAM models on CMP hardware. / Forsell, Martti (Corresponding Author).

In: International Journal of Foundations of Computer Science, Vol. 21, No. 3, 2010, p. 387-404.

Research output: Contribution to journalArticleScientificpeer-review

TY - JOUR

T1 - On the performance and cost of some PRAM models on CMP hardware

AU - Forsell, Martti

PY - 2010

Y1 - 2010

N2 - The Parallel Random Access Machine is a very strong model of parallel computing that has resisted cost-efficient implementation attempts for decades. Recently, the development of VLSI technology has provided means for indirect on-chip implementation, but there are different variants of the PRAM model that provide different performance, area and power figures and it is not known how their implementations compare to each others. In this paper we measure the performance and estimate the cost of practical implementations of four PRAM models including EREW, Limited Arbitrary CRCW, Full Arbitrary CRCW, Full Arbitrary Multioperation CRCW on our Eclipse chip multiprocessor framework. Interestingly, the most powerful model shows the lowest simulation cost and highest performance/area and performance/power figures.

AB - The Parallel Random Access Machine is a very strong model of parallel computing that has resisted cost-efficient implementation attempts for decades. Recently, the development of VLSI technology has provided means for indirect on-chip implementation, but there are different variants of the PRAM model that provide different performance, area and power figures and it is not known how their implementations compare to each others. In this paper we measure the performance and estimate the cost of practical implementations of four PRAM models including EREW, Limited Arbitrary CRCW, Full Arbitrary CRCW, Full Arbitrary Multioperation CRCW on our Eclipse chip multiprocessor framework. Interestingly, the most powerful model shows the lowest simulation cost and highest performance/area and performance/power figures.

KW - Parallel computing

KW - Performance

KW - Power consumption

KW - PRAM

KW - Silicon area

U2 - 10.1142/S0129054110007325

DO - 10.1142/S0129054110007325

M3 - Article

VL - 21

SP - 387

EP - 404

JO - International Journal of Foundations of Computer Science

JF - International Journal of Foundations of Computer Science

SN - 0129-0541

IS - 3

ER -