Abstract
Original language | English |
---|---|
Title of host publication | Proceedings of the 9th Summer School on Telecommunications |
Subtitle of host publication | Workshop on future network technologies |
Place of Publication | Lappeenranta |
Publisher | Lappeenranta University of Technology |
Pages | 16 - 27 |
ISBN (Print) | 951-764-454-X |
Publication status | Published - 2000 |
MoE publication type | Not Eligible |
Publication series
Series | Lappeenranta University of Technology: Department of Information Technology. Research report |
---|---|
Number | 73 |
ISSN | 0783-8069 |
Fingerprint
Cite this
}
Optical time-division packet switch. / Seppänen, Kari.
Proceedings of the 9th Summer School on Telecommunications: Workshop on future network technologies. Lappeenranta : Lappeenranta University of Technology, 2000. p. 16 - 27 (Lappeenranta University of Technology: Department of Information Technology. Research report; No. 73).Research output: Chapter in Book/Report/Conference proceeding › Conference article in proceedings › Scientific › peer-review
TY - GEN
T1 - Optical time-division packet switch
AU - Seppänen, Kari
PY - 2000
Y1 - 2000
N2 - An optical time-division packet switch architecture is proposed in this paper. It is based on all optical packet compression and decompression, hybrid electro-optical header processing and optical packet reordering and buffering. The packet compression and decompression subsystem is based on novel compression by bitreordering principle that makes it possible to build efficient shared systems. The hybrid electro-optical packet header processor is able to process compressed packets at the original packet speed. The core of the switching system is packet reordering unit that performs the actual switching operation. All buffering is intergrated in the reordering unit.
AB - An optical time-division packet switch architecture is proposed in this paper. It is based on all optical packet compression and decompression, hybrid electro-optical header processing and optical packet reordering and buffering. The packet compression and decompression subsystem is based on novel compression by bitreordering principle that makes it possible to build efficient shared systems. The hybrid electro-optical packet header processor is able to process compressed packets at the original packet speed. The core of the switching system is packet reordering unit that performs the actual switching operation. All buffering is intergrated in the reordering unit.
M3 - Conference article in proceedings
SN - 951-764-454-X
T3 - Lappeenranta University of Technology: Department of Information Technology. Research report
SP - 16
EP - 27
BT - Proceedings of the 9th Summer School on Telecommunications
PB - Lappeenranta University of Technology
CY - Lappeenranta
ER -