Parallel application development scheme for general purpose NOCs

Martti Forsell

    Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

    Abstract

    In this paper we propose a parallel application development scheme for general purpose networks on chip (NOC). The scheme includes a strong computing model supporting explicit thread-level parallelism and instruction-level parallelism (ILP), an easy to migrate parallel programming language, a virtual ILP optimizer supporting exploitation of the ILP model, and a streamlined software development flow. We have implemented the scheme for our Eclipse architecture and give an application example.
    Original languageEnglish
    Title of host publicationProceedings of the 2005 ECTI International Conference
    PublisherElectrical engineering/electronics, computer, communications and information technology association (ECTI)
    Pages819-822
    ISBN (Print)974-466-047-3
    Publication statusPublished - 2005
    MoE publication typeA4 Article in a conference publication
    EventInternational Conference on Electrical Engineering/Electronics, Computer, Telecommunications, and Information Technology, ECTI 2005 - Pattaya, Thailand
    Duration: 12 May 200513 May 2005

    Conference

    ConferenceInternational Conference on Electrical Engineering/Electronics, Computer, Telecommunications, and Information Technology, ECTI 2005
    Abbreviated titleECTI 2005
    Country/TerritoryThailand
    CityPattaya
    Period12/05/0513/05/05

    Keywords

    • parallel computing
    • application development
    • networks on chip

    Fingerprint

    Dive into the research topics of 'Parallel application development scheme for general purpose NOCs'. Together they form a unique fingerprint.

    Cite this