PillarHall - Lateral High Aspect Ratio Test Chips

Research output: Contribution to conferenceConference AbstractScientificpeer-review

Abstract

The downscaling of future semiconductor devices with increasing 3D character leads to increasing demand for highly conformal thin films. Similarly, conformal deposition enables new opportunities in microelectromechanical systems (MEMS), photonics, and other material science applications. Although conformality is a core value proposition of Atomic Layer Deposition (ALD) and related thin film processing methods, it is challenging to measure and quantify, while standardized measurement methods do not exist. A potential approach to circumvent the challenge is a MEMS-based all-silicon lateral high aspect ratio (LHAR) test structure, PillarHall® developed at VTT [1]. The test chip is compatible with CMOS process lines and suitable for wide temperature range. Design of PillarHall® LHAR test structure consists of a lateral gap of 500 nm in height under a polysilicon silicon membrane, supported by silicon pillars. One test chip consists of multiple LHAR structures, where the gap length varies from 1 to 5000 µm, giving aspect ratios (length vs height) for the typical ~500 nm gap of 2:1 to 10 000:1. Silicon pillars provide dimensional accuracy by stabilizing the membrane roof. The pillars and additional distance indicator lines provide internal length scale for visual examination. PillarHall® Test Chips are available at VTT for applications and research cooperation. The test chips have been employed with good success in ALD, conformality metrology for baseline and figure-of-merits as well as comparative studies with vertical AR structures. Future opportunities are e.g in thin film process optimization and control & monitoring.
Original languageEnglish
Number of pages1
Publication statusPublished - 20 Sep 2018
MoE publication typeNot Eligible
EventEuropean MEMS & Sensors Summit - Grenoble, France
Duration: 19 Sep 201821 Sep 2018
http://www1.semi.org/eu/mems-and-sensors-2018-program

Conference

ConferenceEuropean MEMS & Sensors Summit
CountryFrance
CityGrenoble
Period19/09/1821/09/18
Internet address

Fingerprint

Aspect ratio
Silicon
Atomic layer deposition
Thin films
MEMS
Membranes
Materials science
Semiconductor devices
Polysilicon
Roofs
Photonics
Process control
Monitoring
Processing
Temperature

Cite this

Utriainen, M. (2018). PillarHall - Lateral High Aspect Ratio Test Chips. Abstract from European MEMS & Sensors Summit, Grenoble, France.
Utriainen, Mikko. / PillarHall - Lateral High Aspect Ratio Test Chips. Abstract from European MEMS & Sensors Summit, Grenoble, France.1 p.
@conference{4fa534a555484282bae5e5d39bab78f1,
title = "PillarHall - Lateral High Aspect Ratio Test Chips",
abstract = "The downscaling of future semiconductor devices with increasing 3D character leads to increasing demand for highly conformal thin films. Similarly, conformal deposition enables new opportunities in microelectromechanical systems (MEMS), photonics, and other material science applications. Although conformality is a core value proposition of Atomic Layer Deposition (ALD) and related thin film processing methods, it is challenging to measure and quantify, while standardized measurement methods do not exist. A potential approach to circumvent the challenge is a MEMS-based all-silicon lateral high aspect ratio (LHAR) test structure, PillarHall{\circledR} developed at VTT [1]. The test chip is compatible with CMOS process lines and suitable for wide temperature range. Design of PillarHall{\circledR} LHAR test structure consists of a lateral gap of 500 nm in height under a polysilicon silicon membrane, supported by silicon pillars. One test chip consists of multiple LHAR structures, where the gap length varies from 1 to 5000 µm, giving aspect ratios (length vs height) for the typical ~500 nm gap of 2:1 to 10 000:1. Silicon pillars provide dimensional accuracy by stabilizing the membrane roof. The pillars and additional distance indicator lines provide internal length scale for visual examination. PillarHall{\circledR} Test Chips are available at VTT for applications and research cooperation. The test chips have been employed with good success in ALD, conformality metrology for baseline and figure-of-merits as well as comparative studies with vertical AR structures. Future opportunities are e.g in thin film process optimization and control & monitoring.",
author = "Mikko Utriainen",
year = "2018",
month = "9",
day = "20",
language = "English",
note = "European MEMS & Sensors Summit ; Conference date: 19-09-2018 Through 21-09-2018",
url = "http://www1.semi.org/eu/mems-and-sensors-2018-program",

}

Utriainen, M 2018, 'PillarHall - Lateral High Aspect Ratio Test Chips' European MEMS & Sensors Summit, Grenoble, France, 19/09/18 - 21/09/18, .

PillarHall - Lateral High Aspect Ratio Test Chips. / Utriainen, Mikko.

2018. Abstract from European MEMS & Sensors Summit, Grenoble, France.

Research output: Contribution to conferenceConference AbstractScientificpeer-review

TY - CONF

T1 - PillarHall - Lateral High Aspect Ratio Test Chips

AU - Utriainen, Mikko

PY - 2018/9/20

Y1 - 2018/9/20

N2 - The downscaling of future semiconductor devices with increasing 3D character leads to increasing demand for highly conformal thin films. Similarly, conformal deposition enables new opportunities in microelectromechanical systems (MEMS), photonics, and other material science applications. Although conformality is a core value proposition of Atomic Layer Deposition (ALD) and related thin film processing methods, it is challenging to measure and quantify, while standardized measurement methods do not exist. A potential approach to circumvent the challenge is a MEMS-based all-silicon lateral high aspect ratio (LHAR) test structure, PillarHall® developed at VTT [1]. The test chip is compatible with CMOS process lines and suitable for wide temperature range. Design of PillarHall® LHAR test structure consists of a lateral gap of 500 nm in height under a polysilicon silicon membrane, supported by silicon pillars. One test chip consists of multiple LHAR structures, where the gap length varies from 1 to 5000 µm, giving aspect ratios (length vs height) for the typical ~500 nm gap of 2:1 to 10 000:1. Silicon pillars provide dimensional accuracy by stabilizing the membrane roof. The pillars and additional distance indicator lines provide internal length scale for visual examination. PillarHall® Test Chips are available at VTT for applications and research cooperation. The test chips have been employed with good success in ALD, conformality metrology for baseline and figure-of-merits as well as comparative studies with vertical AR structures. Future opportunities are e.g in thin film process optimization and control & monitoring.

AB - The downscaling of future semiconductor devices with increasing 3D character leads to increasing demand for highly conformal thin films. Similarly, conformal deposition enables new opportunities in microelectromechanical systems (MEMS), photonics, and other material science applications. Although conformality is a core value proposition of Atomic Layer Deposition (ALD) and related thin film processing methods, it is challenging to measure and quantify, while standardized measurement methods do not exist. A potential approach to circumvent the challenge is a MEMS-based all-silicon lateral high aspect ratio (LHAR) test structure, PillarHall® developed at VTT [1]. The test chip is compatible with CMOS process lines and suitable for wide temperature range. Design of PillarHall® LHAR test structure consists of a lateral gap of 500 nm in height under a polysilicon silicon membrane, supported by silicon pillars. One test chip consists of multiple LHAR structures, where the gap length varies from 1 to 5000 µm, giving aspect ratios (length vs height) for the typical ~500 nm gap of 2:1 to 10 000:1. Silicon pillars provide dimensional accuracy by stabilizing the membrane roof. The pillars and additional distance indicator lines provide internal length scale for visual examination. PillarHall® Test Chips are available at VTT for applications and research cooperation. The test chips have been employed with good success in ALD, conformality metrology for baseline and figure-of-merits as well as comparative studies with vertical AR structures. Future opportunities are e.g in thin film process optimization and control & monitoring.

UR - http://www1.semi.org/eu/technology-showcase-2018/#3

M3 - Conference Abstract

ER -

Utriainen M. PillarHall - Lateral High Aspect Ratio Test Chips. 2018. Abstract from European MEMS & Sensors Summit, Grenoble, France.