Reconfigurable computing for future vision-capable devices

Miguel Bordallo Lopez, Alejandro Nieto, Silvén Olli, Jani Boutellier, David López Vilarino

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

Abstract

Mobile devices have been identified as promising platforms for interactive vision-based applications. However, this type of applications still pose significant challenges in terms of latency, throughput and energy-efficiency. In this context, the integration of reconfigurable architectures on mobile devices allows dynamic reconfiguration to match the computation and data flow of interactive applications, demonstrating significant performance benefits compared to general purpose architectures. This paper presents concepts laying on platform level adaptability, exploring the acceleration of vision-based interactive applications through the utilization of three reconfigurable architectures: A low-power EnCore processor with a Configurable Flow Accelerator co-processor, a hybrid reconfigurable SIMD/MIMD platform and Transport-Triggered Architecture-based processors. The architectures are evaluated and compared with current processors, analyzing their advantages and weaknesses in terms of performance and energy-efficiency when implementing highly interactive vision-based applications. The results show that the inclusion of reconfigurable platforms on mobile devices can enable the computation of several computationally heavy tasks with high performance and small energy consumption while providing enough flexibility.
Original languageEnglish
Title of host publication2015 International Conference on Embedded Computer Systems
Subtitle of host publication Architectures, Modeling, and Simulation (SAMOS)
PublisherIEEE Institute of Electrical and Electronic Engineers
Number of pages8
ISBN (Electronic)978-1-4673-7311-1
DOIs
Publication statusPublished - 2015
MoE publication typeA4 Article in a conference publication
EventInternational Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS XV - Samos, Greece
Duration: 19 Jul 201523 Jul 2015

Conference

ConferenceInternational Conference on Embedded Computer Systems
CountryGreece
CitySamos
Period19/07/1523/07/15

Fingerprint

Mobile devices
Reconfigurable architectures
Energy efficiency
Particle accelerators
Energy utilization
Throughput
Coprocessor

Keywords

  • computer architecture
  • computational modeling
  • digital signal processing

Cite this

Bordallo Lopez, M., Nieto, A., Olli, S., Boutellier, J., & Vilarino, D. L. (2015). Reconfigurable computing for future vision-capable devices. In 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS) IEEE Institute of Electrical and Electronic Engineers . https://doi.org/10.1109/SAMOS.2015.7363657
Bordallo Lopez, Miguel ; Nieto, Alejandro ; Olli, Silvén ; Boutellier, Jani ; Vilarino, David López. / Reconfigurable computing for future vision-capable devices. 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). IEEE Institute of Electrical and Electronic Engineers , 2015.
@inproceedings{1392a6c81b8946248cc9b06e957a7609,
title = "Reconfigurable computing for future vision-capable devices",
abstract = "Mobile devices have been identified as promising platforms for interactive vision-based applications. However, this type of applications still pose significant challenges in terms of latency, throughput and energy-efficiency. In this context, the integration of reconfigurable architectures on mobile devices allows dynamic reconfiguration to match the computation and data flow of interactive applications, demonstrating significant performance benefits compared to general purpose architectures. This paper presents concepts laying on platform level adaptability, exploring the acceleration of vision-based interactive applications through the utilization of three reconfigurable architectures: A low-power EnCore processor with a Configurable Flow Accelerator co-processor, a hybrid reconfigurable SIMD/MIMD platform and Transport-Triggered Architecture-based processors. The architectures are evaluated and compared with current processors, analyzing their advantages and weaknesses in terms of performance and energy-efficiency when implementing highly interactive vision-based applications. The results show that the inclusion of reconfigurable platforms on mobile devices can enable the computation of several computationally heavy tasks with high performance and small energy consumption while providing enough flexibility.",
keywords = "computer architecture, computational modeling, digital signal processing",
author = "{Bordallo Lopez}, Miguel and Alejandro Nieto and Silv{\'e}n Olli and Jani Boutellier and Vilarino, {David L{\'o}pez}",
year = "2015",
doi = "10.1109/SAMOS.2015.7363657",
language = "English",
booktitle = "2015 International Conference on Embedded Computer Systems",
publisher = "IEEE Institute of Electrical and Electronic Engineers",
address = "United States",

}

Bordallo Lopez, M, Nieto, A, Olli, S, Boutellier, J & Vilarino, DL 2015, Reconfigurable computing for future vision-capable devices. in 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). IEEE Institute of Electrical and Electronic Engineers , International Conference on Embedded Computer Systems, Samos, Greece, 19/07/15. https://doi.org/10.1109/SAMOS.2015.7363657

Reconfigurable computing for future vision-capable devices. / Bordallo Lopez, Miguel; Nieto, Alejandro; Olli, Silvén; Boutellier, Jani; Vilarino, David López.

2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). IEEE Institute of Electrical and Electronic Engineers , 2015.

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

TY - GEN

T1 - Reconfigurable computing for future vision-capable devices

AU - Bordallo Lopez, Miguel

AU - Nieto, Alejandro

AU - Olli, Silvén

AU - Boutellier, Jani

AU - Vilarino, David López

PY - 2015

Y1 - 2015

N2 - Mobile devices have been identified as promising platforms for interactive vision-based applications. However, this type of applications still pose significant challenges in terms of latency, throughput and energy-efficiency. In this context, the integration of reconfigurable architectures on mobile devices allows dynamic reconfiguration to match the computation and data flow of interactive applications, demonstrating significant performance benefits compared to general purpose architectures. This paper presents concepts laying on platform level adaptability, exploring the acceleration of vision-based interactive applications through the utilization of three reconfigurable architectures: A low-power EnCore processor with a Configurable Flow Accelerator co-processor, a hybrid reconfigurable SIMD/MIMD platform and Transport-Triggered Architecture-based processors. The architectures are evaluated and compared with current processors, analyzing their advantages and weaknesses in terms of performance and energy-efficiency when implementing highly interactive vision-based applications. The results show that the inclusion of reconfigurable platforms on mobile devices can enable the computation of several computationally heavy tasks with high performance and small energy consumption while providing enough flexibility.

AB - Mobile devices have been identified as promising platforms for interactive vision-based applications. However, this type of applications still pose significant challenges in terms of latency, throughput and energy-efficiency. In this context, the integration of reconfigurable architectures on mobile devices allows dynamic reconfiguration to match the computation and data flow of interactive applications, demonstrating significant performance benefits compared to general purpose architectures. This paper presents concepts laying on platform level adaptability, exploring the acceleration of vision-based interactive applications through the utilization of three reconfigurable architectures: A low-power EnCore processor with a Configurable Flow Accelerator co-processor, a hybrid reconfigurable SIMD/MIMD platform and Transport-Triggered Architecture-based processors. The architectures are evaluated and compared with current processors, analyzing their advantages and weaknesses in terms of performance and energy-efficiency when implementing highly interactive vision-based applications. The results show that the inclusion of reconfigurable platforms on mobile devices can enable the computation of several computationally heavy tasks with high performance and small energy consumption while providing enough flexibility.

KW - computer architecture

KW - computational modeling

KW - digital signal processing

U2 - 10.1109/SAMOS.2015.7363657

DO - 10.1109/SAMOS.2015.7363657

M3 - Conference article in proceedings

BT - 2015 International Conference on Embedded Computer Systems

PB - IEEE Institute of Electrical and Electronic Engineers

ER -

Bordallo Lopez M, Nieto A, Olli S, Boutellier J, Vilarino DL. Reconfigurable computing for future vision-capable devices. In 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). IEEE Institute of Electrical and Electronic Engineers . 2015 https://doi.org/10.1109/SAMOS.2015.7363657