Supporting concurrent memory access in TCF-aware processor architectures

Martti Forsell, Jussi Roivainen, Ville Leppanen, Jesper Larsson Traff

    Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

    1 Citation (Scopus)

    Abstract

    The Thick Control Flow (TCF) model packs together self-similar computations to simplify parallel programming and to eliminate redundant usage of associated software and hardware resources. While there are processor architectures supporting native execution ofprograms written for the model, none of them support concurrent memory access that can speed up execution of many algorithms by a logarithmic factor. In this paper, we propose an architectural solution implementing concurrent memory access for TCF-aware processors. The solution is based on bounded size step caches and two-phase structure of the TCF-aware processors. Step caches capture and hold the references made during the on-going step of an execution that are independent by the definition of TCF execution and therefore avoid coherence problems. The 2-phase structure reduces some concurrent accesses to a frontend operation followed by broadcast in the spreading network. According to our evaluation, a concurrent memory access-aware B-backend unit TCF processor executes certain algorithms up to B times faster than the baseline TCF processor.

    Original languageEnglish
    Title of host publication2017 IEEE Nordic Circuits and Systems Conference, NORCAS 2017
    Subtitle of host publicationNORCHIP and International Symposium of System-on-Chip, SoC 2017, Proceedings
    PublisherIEEE Institute of Electrical and Electronic Engineers
    Pages1-6
    Number of pages6
    Volume2017-January
    ISBN (Electronic)9781538628447
    DOIs
    Publication statusPublished - 29 Nov 2017
    MoE publication typeA4 Article in a conference publication
    Event2017 IEEE Nordic Circuits and Systems Conference, NORCAS 2017: NORCHIP and International Symposium of System-on-Chip, SoC 2017: NORCHIP and International Symposium of System-on-Chip (SoC) - Linkoping, Sweden
    Duration: 24 Oct 201725 Oct 2017

    Conference

    Conference2017 IEEE Nordic Circuits and Systems Conference, NORCAS 2017: NORCHIP and International Symposium of System-on-Chip, SoC 2017
    CountrySweden
    CityLinkoping
    Period24/10/1725/10/17

    Keywords

    • concurrent memory access
    • parallel computing
    • processor architecture
    • programming model
    • TCF

    Fingerprint Dive into the research topics of 'Supporting concurrent memory access in TCF-aware processor architectures'. Together they form a unique fingerprint.

    Cite this