Synthesis-Aided Reliability Assurance of Basic Block Models for Model Checking Purposes

Igor Buzhinsky, Antti Pakonen, Valeriy Vyatkin

    Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

    Abstract

    In the Finnish nuclear industry, model checking, a formal verification technique, is used as an additional means of safety assurance for instrumentation and control (I&C) system design. Since the code of vendor-specific basic function blocks used in I&C is commonly closed, these blocks need to be modeled manually based on available specification. This modeling introduces an additional source of human factor into the verification process. To increase the reliability of the library of basic blocks used in nuclear I&C verification, we apply formal synthesis techniques, which can construct finite-state models of reactive systems from behavior examples and temporal properties. Since these techniques have computational limitations and synthesized models are hard to understand even by an analyst, we do not use them in the final verification process. Instead, in an iterative process, behavioral differences between a synthesized model and a manual model implementation are identified and used to create a list of features of manual implementations which either violate the specification or show that the specification is ambiguous.
    Original languageEnglish
    Title of host publicationProceedings - 2018 IEEE 27th International Symposium on Industrial Electronics, ISIE 2018
    PublisherIEEE Institute of Electrical and Electronic Engineers
    Pages669-674
    Number of pages6
    ISBN (Electronic)978-1-5386-3705-0, 978-1-5386-3704-3
    ISBN (Print)978-1-5386-3706-7
    DOIs
    Publication statusPublished - 2018
    MoE publication typeNot Eligible
    Event27th IEEE International Symposium on Industrial Electronics, ISIE 2018 - Cairns, Australia
    Duration: 13 Jun 201815 Jun 2018

    Conference

    Conference27th IEEE International Symposium on Industrial Electronics, ISIE 2018
    Abbreviated titleISIE 2018
    CountryAustralia
    CityCairns
    Period13/06/1815/06/18

    Fingerprint

    Model checking
    Specifications
    Nuclear industry
    Human engineering
    Systems analysis

    Keywords

    • model checking
    • formal verification
    • formal synthesis
    • nuclear I&C systems

    Cite this

    Buzhinsky, I., Pakonen, A., & Vyatkin, V. (2018). Synthesis-Aided Reliability Assurance of Basic Block Models for Model Checking Purposes. In Proceedings - 2018 IEEE 27th International Symposium on Industrial Electronics, ISIE 2018 (pp. 669-674). [8433793] IEEE Institute of Electrical and Electronic Engineers . https://doi.org/10.1109/ISIE.2018.8433793
    Buzhinsky, Igor ; Pakonen, Antti ; Vyatkin, Valeriy. / Synthesis-Aided Reliability Assurance of Basic Block Models for Model Checking Purposes. Proceedings - 2018 IEEE 27th International Symposium on Industrial Electronics, ISIE 2018. IEEE Institute of Electrical and Electronic Engineers , 2018. pp. 669-674
    @inproceedings{56b592159a0f47e0a1eb3886029178fd,
    title = "Synthesis-Aided Reliability Assurance of Basic Block Models for Model Checking Purposes",
    abstract = "In the Finnish nuclear industry, model checking, a formal verification technique, is used as an additional means of safety assurance for instrumentation and control (I&C) system design. Since the code of vendor-specific basic function blocks used in I&C is commonly closed, these blocks need to be modeled manually based on available specification. This modeling introduces an additional source of human factor into the verification process. To increase the reliability of the library of basic blocks used in nuclear I&C verification, we apply formal synthesis techniques, which can construct finite-state models of reactive systems from behavior examples and temporal properties. Since these techniques have computational limitations and synthesized models are hard to understand even by an analyst, we do not use them in the final verification process. Instead, in an iterative process, behavioral differences between a synthesized model and a manual model implementation are identified and used to create a list of features of manual implementations which either violate the specification or show that the specification is ambiguous.",
    keywords = "model checking, formal verification, formal synthesis, nuclear I&C systems",
    author = "Igor Buzhinsky and Antti Pakonen and Valeriy Vyatkin",
    year = "2018",
    doi = "10.1109/ISIE.2018.8433793",
    language = "English",
    isbn = "978-1-5386-3706-7",
    pages = "669--674",
    booktitle = "Proceedings - 2018 IEEE 27th International Symposium on Industrial Electronics, ISIE 2018",
    publisher = "IEEE Institute of Electrical and Electronic Engineers",
    address = "United States",

    }

    Buzhinsky, I, Pakonen, A & Vyatkin, V 2018, Synthesis-Aided Reliability Assurance of Basic Block Models for Model Checking Purposes. in Proceedings - 2018 IEEE 27th International Symposium on Industrial Electronics, ISIE 2018., 8433793, IEEE Institute of Electrical and Electronic Engineers , pp. 669-674, 27th IEEE International Symposium on Industrial Electronics, ISIE 2018, Cairns, Australia, 13/06/18. https://doi.org/10.1109/ISIE.2018.8433793

    Synthesis-Aided Reliability Assurance of Basic Block Models for Model Checking Purposes. / Buzhinsky, Igor; Pakonen, Antti; Vyatkin, Valeriy.

    Proceedings - 2018 IEEE 27th International Symposium on Industrial Electronics, ISIE 2018. IEEE Institute of Electrical and Electronic Engineers , 2018. p. 669-674 8433793.

    Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

    TY - GEN

    T1 - Synthesis-Aided Reliability Assurance of Basic Block Models for Model Checking Purposes

    AU - Buzhinsky, Igor

    AU - Pakonen, Antti

    AU - Vyatkin, Valeriy

    PY - 2018

    Y1 - 2018

    N2 - In the Finnish nuclear industry, model checking, a formal verification technique, is used as an additional means of safety assurance for instrumentation and control (I&C) system design. Since the code of vendor-specific basic function blocks used in I&C is commonly closed, these blocks need to be modeled manually based on available specification. This modeling introduces an additional source of human factor into the verification process. To increase the reliability of the library of basic blocks used in nuclear I&C verification, we apply formal synthesis techniques, which can construct finite-state models of reactive systems from behavior examples and temporal properties. Since these techniques have computational limitations and synthesized models are hard to understand even by an analyst, we do not use them in the final verification process. Instead, in an iterative process, behavioral differences between a synthesized model and a manual model implementation are identified and used to create a list of features of manual implementations which either violate the specification or show that the specification is ambiguous.

    AB - In the Finnish nuclear industry, model checking, a formal verification technique, is used as an additional means of safety assurance for instrumentation and control (I&C) system design. Since the code of vendor-specific basic function blocks used in I&C is commonly closed, these blocks need to be modeled manually based on available specification. This modeling introduces an additional source of human factor into the verification process. To increase the reliability of the library of basic blocks used in nuclear I&C verification, we apply formal synthesis techniques, which can construct finite-state models of reactive systems from behavior examples and temporal properties. Since these techniques have computational limitations and synthesized models are hard to understand even by an analyst, we do not use them in the final verification process. Instead, in an iterative process, behavioral differences between a synthesized model and a manual model implementation are identified and used to create a list of features of manual implementations which either violate the specification or show that the specification is ambiguous.

    KW - model checking

    KW - formal verification

    KW - formal synthesis

    KW - nuclear I&C systems

    UR - http://www.scopus.com/inward/record.url?scp=85052369562&partnerID=8YFLogxK

    U2 - 10.1109/ISIE.2018.8433793

    DO - 10.1109/ISIE.2018.8433793

    M3 - Conference article in proceedings

    SN - 978-1-5386-3706-7

    SP - 669

    EP - 674

    BT - Proceedings - 2018 IEEE 27th International Symposium on Industrial Electronics, ISIE 2018

    PB - IEEE Institute of Electrical and Electronic Engineers

    ER -

    Buzhinsky I, Pakonen A, Vyatkin V. Synthesis-Aided Reliability Assurance of Basic Block Models for Model Checking Purposes. In Proceedings - 2018 IEEE 27th International Symposium on Industrial Electronics, ISIE 2018. IEEE Institute of Electrical and Electronic Engineers . 2018. p. 669-674. 8433793 https://doi.org/10.1109/ISIE.2018.8433793