System-level design for partially reconfigurable hardware

Yang Qu, Kari Tiensyrjä, Juha-Pekka Soininen, Jari Nurmi

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

1 Citation (Scopus)

Abstract

In this paper, we present a SystemC-based approach for system-level design of partially reconfigurable hardware. The main focuses are resource estimation to support system analysis, reconfiguration modeling for fast performance simulation, automatic generation of reconfigurable components and a static prefetch scheduler. The approach was applied in a real design case of a part of a WCDMA decoding algorithm on a commercial reconfigurable platform.
Original languageEnglish
Title of host publicationProceedings
Subtitle of host publicationIEEE International Symposium on Circuits and Systems, ISCAS 2007
PublisherIEEE Institute of Electrical and Electronic Engineers
Pages2738-2741
ISBN (Print)1-4244-0920-9, 1-4244-0921-7
DOIs
Publication statusPublished - 2007
MoE publication typeA4 Article in a conference publication
EventIEEE International Symposium on Circuits and Systems, ISCAS 2007 - New Orleans, LA, United States
Duration: 27 May 200730 May 2007

Conference

ConferenceIEEE International Symposium on Circuits and Systems, ISCAS 2007
Abbreviated titleISCAS 2007
CountryUnited States
CityNew Orleans, LA
Period27/05/0730/05/07

Fingerprint

Reconfigurable hardware
Decoding
Systems analysis

Keywords

  • run-time reconfigurable hardware
  • SystemC
  • system-level design

Cite this

Qu, Y., Tiensyrjä, K., Soininen, J-P., & Nurmi, J. (2007). System-level design for partially reconfigurable hardware. In Proceedings: IEEE International Symposium on Circuits and Systems, ISCAS 2007 (pp. 2738-2741). IEEE Institute of Electrical and Electronic Engineers . https://doi.org/10.1109/ISCAS.2007.378619
Qu, Yang ; Tiensyrjä, Kari ; Soininen, Juha-Pekka ; Nurmi, Jari. / System-level design for partially reconfigurable hardware. Proceedings: IEEE International Symposium on Circuits and Systems, ISCAS 2007. IEEE Institute of Electrical and Electronic Engineers , 2007. pp. 2738-2741
@inproceedings{01385f0aba9846a9bd7c66246c1e24e9,
title = "System-level design for partially reconfigurable hardware",
abstract = "In this paper, we present a SystemC-based approach for system-level design of partially reconfigurable hardware. The main focuses are resource estimation to support system analysis, reconfiguration modeling for fast performance simulation, automatic generation of reconfigurable components and a static prefetch scheduler. The approach was applied in a real design case of a part of a WCDMA decoding algorithm on a commercial reconfigurable platform.",
keywords = "run-time reconfigurable hardware, SystemC, system-level design",
author = "Yang Qu and Kari Tiensyrj{\"a} and Juha-Pekka Soininen and Jari Nurmi",
year = "2007",
doi = "10.1109/ISCAS.2007.378619",
language = "English",
isbn = "1-4244-0920-9",
pages = "2738--2741",
booktitle = "Proceedings",
publisher = "IEEE Institute of Electrical and Electronic Engineers",
address = "United States",

}

Qu, Y, Tiensyrjä, K, Soininen, J-P & Nurmi, J 2007, System-level design for partially reconfigurable hardware. in Proceedings: IEEE International Symposium on Circuits and Systems, ISCAS 2007. IEEE Institute of Electrical and Electronic Engineers , pp. 2738-2741, IEEE International Symposium on Circuits and Systems, ISCAS 2007, New Orleans, LA, United States, 27/05/07. https://doi.org/10.1109/ISCAS.2007.378619

System-level design for partially reconfigurable hardware. / Qu, Yang; Tiensyrjä, Kari; Soininen, Juha-Pekka; Nurmi, Jari.

Proceedings: IEEE International Symposium on Circuits and Systems, ISCAS 2007. IEEE Institute of Electrical and Electronic Engineers , 2007. p. 2738-2741.

Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

TY - GEN

T1 - System-level design for partially reconfigurable hardware

AU - Qu, Yang

AU - Tiensyrjä, Kari

AU - Soininen, Juha-Pekka

AU - Nurmi, Jari

PY - 2007

Y1 - 2007

N2 - In this paper, we present a SystemC-based approach for system-level design of partially reconfigurable hardware. The main focuses are resource estimation to support system analysis, reconfiguration modeling for fast performance simulation, automatic generation of reconfigurable components and a static prefetch scheduler. The approach was applied in a real design case of a part of a WCDMA decoding algorithm on a commercial reconfigurable platform.

AB - In this paper, we present a SystemC-based approach for system-level design of partially reconfigurable hardware. The main focuses are resource estimation to support system analysis, reconfiguration modeling for fast performance simulation, automatic generation of reconfigurable components and a static prefetch scheduler. The approach was applied in a real design case of a part of a WCDMA decoding algorithm on a commercial reconfigurable platform.

KW - run-time reconfigurable hardware

KW - SystemC

KW - system-level design

U2 - 10.1109/ISCAS.2007.378619

DO - 10.1109/ISCAS.2007.378619

M3 - Conference article in proceedings

SN - 1-4244-0920-9

SN - 1-4244-0921-7

SP - 2738

EP - 2741

BT - Proceedings

PB - IEEE Institute of Electrical and Electronic Engineers

ER -

Qu Y, Tiensyrjä K, Soininen J-P, Nurmi J. System-level design for partially reconfigurable hardware. In Proceedings: IEEE International Symposium on Circuits and Systems, ISCAS 2007. IEEE Institute of Electrical and Electronic Engineers . 2007. p. 2738-2741 https://doi.org/10.1109/ISCAS.2007.378619