SystemC based approach

Yang Qu, Kari Tiensyrjä

Research output: Chapter in Book/Report/Conference proceedingChapter or book articleProfessional

Abstract

This chapter describes the SystemC based modelling techniques and tools that support the design of reconfigurable systems-on-chip (SoC). For designing of reconfigurable parts at system level, we developed: 1) an estimation method and tool for estimating the execution time and the resource consumption of function blocks on dynamically reconfigurable logic to support system partitioning, 2) a SystemC based modeling method and tool for reconfigurable parts to allow fast design space exploration through 3) system-level simulation using transaction-level models of the system.
Original languageEnglish
Title of host publicationSystem Level Design of Reconfigurable Systems-on-Chip
EditorsNikolaos Voros, Konstantinos Masselos
Place of PublicationDordrecht; NL
PublisherSpringer
Chapter5
Pages107-131
ISBN (Electronic)978-0-387-26104-1
ISBN (Print)978-0-387-26103-4, 978-1-4419-3864-0
Publication statusPublished - 2005
MoE publication typeD2 Article in professional manuals or guides or professional information systems or text book material

Fingerprint

System-on-chip

Cite this

Qu, Y., & Tiensyrjä, K. (2005). SystemC based approach. In N. Voros, & K. Masselos (Eds.), System Level Design of Reconfigurable Systems-on-Chip (pp. 107-131). Dordrecht; NL: Springer.
Qu, Yang ; Tiensyrjä, Kari. / SystemC based approach. System Level Design of Reconfigurable Systems-on-Chip. editor / Nikolaos Voros ; Konstantinos Masselos. Dordrecht; NL : Springer, 2005. pp. 107-131
@inbook{2be716e7aa664524a2eff3914447b22d,
title = "SystemC based approach",
abstract = "This chapter describes the SystemC based modelling techniques and tools that support the design of reconfigurable systems-on-chip (SoC). For designing of reconfigurable parts at system level, we developed: 1) an estimation method and tool for estimating the execution time and the resource consumption of function blocks on dynamically reconfigurable logic to support system partitioning, 2) a SystemC based modeling method and tool for reconfigurable parts to allow fast design space exploration through 3) system-level simulation using transaction-level models of the system.",
author = "Yang Qu and Kari Tiensyrj{\"a}",
note = "Project code: E1SU00325",
year = "2005",
language = "English",
isbn = "978-0-387-26103-4",
pages = "107--131",
editor = "Nikolaos Voros and Konstantinos Masselos",
booktitle = "System Level Design of Reconfigurable Systems-on-Chip",
publisher = "Springer",
address = "Germany",

}

Qu, Y & Tiensyrjä, K 2005, SystemC based approach. in N Voros & K Masselos (eds), System Level Design of Reconfigurable Systems-on-Chip. Springer, Dordrecht; NL, pp. 107-131.

SystemC based approach. / Qu, Yang; Tiensyrjä, Kari.

System Level Design of Reconfigurable Systems-on-Chip. ed. / Nikolaos Voros; Konstantinos Masselos. Dordrecht; NL : Springer, 2005. p. 107-131.

Research output: Chapter in Book/Report/Conference proceedingChapter or book articleProfessional

TY - CHAP

T1 - SystemC based approach

AU - Qu, Yang

AU - Tiensyrjä, Kari

N1 - Project code: E1SU00325

PY - 2005

Y1 - 2005

N2 - This chapter describes the SystemC based modelling techniques and tools that support the design of reconfigurable systems-on-chip (SoC). For designing of reconfigurable parts at system level, we developed: 1) an estimation method and tool for estimating the execution time and the resource consumption of function blocks on dynamically reconfigurable logic to support system partitioning, 2) a SystemC based modeling method and tool for reconfigurable parts to allow fast design space exploration through 3) system-level simulation using transaction-level models of the system.

AB - This chapter describes the SystemC based modelling techniques and tools that support the design of reconfigurable systems-on-chip (SoC). For designing of reconfigurable parts at system level, we developed: 1) an estimation method and tool for estimating the execution time and the resource consumption of function blocks on dynamically reconfigurable logic to support system partitioning, 2) a SystemC based modeling method and tool for reconfigurable parts to allow fast design space exploration through 3) system-level simulation using transaction-level models of the system.

M3 - Chapter or book article

SN - 978-0-387-26103-4

SN - 978-1-4419-3864-0

SP - 107

EP - 131

BT - System Level Design of Reconfigurable Systems-on-Chip

A2 - Voros, Nikolaos

A2 - Masselos, Konstantinos

PB - Springer

CY - Dordrecht; NL

ER -

Qu Y, Tiensyrjä K. SystemC based approach. In Voros N, Masselos K, editors, System Level Design of Reconfigurable Systems-on-Chip. Dordrecht; NL: Springer. 2005. p. 107-131