SystemC-based design methodology for reconfigurable system-on-chip

Yang Qu; Kari Tiensyrjä; Juha-Pekka Soininen

doi:10.1109/DSD.2005.72

SystemC-based design methodology for reconfigurable system-on-chip

Yang Qu, Kari Tiensyrjä, Juha-Pekka Soininen

VTT Technical Research Centre of Finland

Research output: Chapter in Book/Report/Conference proceeding › Conference article in proceedings › Scientific › peer-review

17 Citations (Scopus)

Abstract

Reconfigurable system is a promising alternative to deliver both flexibility and performance at the same time. New reconfigurable technologies and technology-dependent tools have been developed, but a system-level design methodology to support system analysis and fast design space exploration is missing. In this paper, we present a SystemC-based system-level design approach. The main focuses are the resource estimation to support system analysis and reconfiguration modeling for fast performance simulation. The approach was applied in a real design case of a WCDMA detector on a commercially available reconfigurable platform. The run-time reconfiguration was used and the design showed 40% area saving when compared to a functionally equivalent fixed system and 30 times better in processing time when compared to a functionally equivalent pure software design.

Original language	English
Title of host publication	Proceedings of the 8th Euromicro Conference on Digital System Design
Publisher	IEEE Institute of Electrical and Electronic Engineers
Pages	364-371
ISBN (Print)	0-7695-2433-8
DOIs	https://doi.org/10.1109/DSD.2005.72
Publication status	Published - 2005
MoE publication type	A4 Article in a conference publication
Event	8th Euromicro Conference on Digital System Design, DSD 2015 - Funchal, Madeira, Portugal Duration: 30 Aug 2005 → 3 Sept 2005 Conference number: 8

Conference

Conference	8th Euromicro Conference on Digital System Design, DSD 2015
Abbreviated title	DSD 2015
Country/Territory	Portugal
City	Funchal, Madeira
Period	30/08/05 → 3/09/05

Access to Document

10.1109/DSD.2005.72

Cite this

@inproceedings{d4e1b0798eb249c8ab4abaf30dbc335f,

title = "SystemC-based design methodology for reconfigurable system-on-chip",

abstract = "Reconfigurable system is a promising alternative to deliver both flexibility and performance at the same time. New reconfigurable technologies and technology-dependent tools have been developed, but a system-level design methodology to support system analysis and fast design space exploration is missing. In this paper, we present a SystemC-based system-level design approach. The main focuses are the resource estimation to support system analysis and reconfiguration modeling for fast performance simulation. The approach was applied in a real design case of a WCDMA detector on a commercially available reconfigurable platform. The run-time reconfiguration was used and the design showed 40% area saving when compared to a functionally equivalent fixed system and 30 times better in processing time when compared to a functionally equivalent pure software design.",

author = "Yang Qu and Kari Tiensyrj{\"a} and Juha-Pekka Soininen",

year = "2005",

doi = "10.1109/DSD.2005.72",

language = "English",

isbn = "0-7695-2433-8",

pages = "364--371",

booktitle = "Proceedings of the 8th Euromicro Conference on Digital System Design",

publisher = "IEEE Institute of Electrical and Electronic Engineers",

address = "United States",

note = "8th Euromicro Conference on Digital System Design, DSD 2015, DSD 2015 ; Conference date: 30-08-2005 Through 03-09-2005",

}

Qu, Y, Tiensyrjä, K & Soininen, J-P 2005, SystemC-based design methodology for reconfigurable system-on-chip. in Proceedings of the 8th Euromicro Conference on Digital System Design. IEEE Institute of Electrical and Electronic Engineers, pp. 364-371, 8th Euromicro Conference on Digital System Design, DSD 2015, Funchal, Madeira, Portugal, 30/08/05. https://doi.org/10.1109/DSD.2005.72

SystemC-based design methodology for reconfigurable system-on-chip. / Qu, Yang; Tiensyrjä, Kari; Soininen, Juha-Pekka.
Proceedings of the 8th Euromicro Conference on Digital System Design. IEEE Institute of Electrical and Electronic Engineers, 2005. p. 364-371.

Research output: Chapter in Book/Report/Conference proceeding › Conference article in proceedings › Scientific › peer-review

TY - GEN

T1 - SystemC-based design methodology for reconfigurable system-on-chip

AU - Qu, Yang

AU - Tiensyrjä, Kari

AU - Soininen, Juha-Pekka

N1 - Conference code: 8

PY - 2005

Y1 - 2005

N2 - Reconfigurable system is a promising alternative to deliver both flexibility and performance at the same time. New reconfigurable technologies and technology-dependent tools have been developed, but a system-level design methodology to support system analysis and fast design space exploration is missing. In this paper, we present a SystemC-based system-level design approach. The main focuses are the resource estimation to support system analysis and reconfiguration modeling for fast performance simulation. The approach was applied in a real design case of a WCDMA detector on a commercially available reconfigurable platform. The run-time reconfiguration was used and the design showed 40% area saving when compared to a functionally equivalent fixed system and 30 times better in processing time when compared to a functionally equivalent pure software design.

AB - Reconfigurable system is a promising alternative to deliver both flexibility and performance at the same time. New reconfigurable technologies and technology-dependent tools have been developed, but a system-level design methodology to support system analysis and fast design space exploration is missing. In this paper, we present a SystemC-based system-level design approach. The main focuses are the resource estimation to support system analysis and reconfiguration modeling for fast performance simulation. The approach was applied in a real design case of a WCDMA detector on a commercially available reconfigurable platform. The run-time reconfiguration was used and the design showed 40% area saving when compared to a functionally equivalent fixed system and 30 times better in processing time when compared to a functionally equivalent pure software design.

U2 - 10.1109/DSD.2005.72

DO - 10.1109/DSD.2005.72

M3 - Conference article in proceedings

SN - 0-7695-2433-8

SP - 364

EP - 371

BT - Proceedings of the 8th Euromicro Conference on Digital System Design

PB - IEEE Institute of Electrical and Electronic Engineers

T2 - 8th Euromicro Conference on Digital System Design, DSD 2015

Y2 - 30 August 2005 through 3 September 2005

ER -

SystemC-based design methodology for reconfigurable system-on-chip

Abstract

Conference

Access to Document

Fingerprint

Cite this