This paper will demonstrate a method in which the high level system specification is defined using an user-friendly CASE tool together with VHSIC Hardware Description Language, VHDL. This method called SA-VHDL is especially suitable for system partitioning process of digital real-time embedded systems. A prototype tool SYS-RTA has been implemented to demonstrate the automatic conversion from the CASE tool output to the executable analysis model in VHDL. Simulation of the generated VHDL model reports the performance, i.e. response times, the resource usage, function activities and behavioural errors of the system. These results can be used for the quality analysis of the current system partitioning.
|Series||The Springer International Series in Engineering and Computer Science|
|Conference||EURO-VHDL '91 2nd European Conference on VHDL Methods|
|Period||8/09/91 → 11/09/91|