The effects of prolonged high-voltage STM scanning on an oxidized silicon wafer surface

K.-A Pischow, Jyrki Molarius

Research output: Contribution to journalArticle

3 Citations (Scopus)


The use of a scanning tunneling microscope (STM) for microroughness measurements of polished silicon wafers has been restricted to well cleaned surfaces. In this work it is shown that the water bound to the native oxide layer, not the oxide layer itself, causes the difficulties associated with STM work. Using prolonged scanning with a high bias voltage, we were able to remove bonded water and thus a wafer surface covered with the native oxide layer could be analysed. Prolonged scanning at a high voltage was also shown to be capable of partially removing the native oxide layer itself, thus giving a more correct value for the surface roughness of the silicon wafer surface. On the other hand, prolonged scanning using a lower imaging voltage increased the oxidation of the surface.
Original languageEnglish
Pages (from-to)80-86
Number of pages7
Issue number2
Publication statusPublished - 1994
MoE publication typeA1 Journal article-refereed


Cite this