Towards a parallel debugging framework for the massively multi-threaded, step-synchronous REPLICA architecture

J.-M. Mäkelä, V. Leppänen, Martti Forsell

    Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

    Abstract

    Modern chip-multiprocessors pack an increasing amount of computational cores with each generation. Along with new computational power comes a problem of managing a large pool of active threads. Traditional debuggers often deal with concurrency style multi-threading with emphasis on a single thread. The problem of thread management when debugging parallel programs is analyzed and solutions are suggested. A related debugging framework for the massively multi-threaded, synchronous REPLICA architecture is proposed.
    Original languageEnglish
    Title of host publicationCompSysTech '13
    Subtitle of host publicationProceedings of the 14th International Conference on Computer Systems and Technologies
    EditorsBoris Rachev, Angel Smrikarov
    Place of PublicationNew York, NY, USA
    PublisherAssociation for Computing Machinery ACM
    Pages153-160
    ISBN (Print)978-1-4503-2021-4
    DOIs
    Publication statusPublished - 2013
    MoE publication typeNot Eligible
    Event14th International Conference on Computer Systems and Technologies, CompSysTech 2013 - Ruse, Bulgaria
    Duration: 28 Jun 201329 Jun 2013

    Conference

    Conference14th International Conference on Computer Systems and Technologies, CompSysTech 2013
    Abbreviated titleCompSysTech 2013
    CountryBulgaria
    CityRuse
    Period28/06/1329/06/13

    Keywords

    • debuggin
    • multi-core
    • parallel computing
    • processor architecture

    Cite this

    Mäkelä, J-M., Leppänen, V., & Forsell, M. (2013). Towards a parallel debugging framework for the massively multi-threaded, step-synchronous REPLICA architecture. In B. Rachev, & A. Smrikarov (Eds.), CompSysTech '13 : Proceedings of the 14th International Conference on Computer Systems and Technologies (pp. 153-160). New York, NY, USA: Association for Computing Machinery ACM. https://doi.org/10.1145/2516775.2516818
    Mäkelä, J.-M. ; Leppänen, V. ; Forsell, Martti. / Towards a parallel debugging framework for the massively multi-threaded, step-synchronous REPLICA architecture. CompSysTech '13 : Proceedings of the 14th International Conference on Computer Systems and Technologies. editor / Boris Rachev ; Angel Smrikarov. New York, NY, USA : Association for Computing Machinery ACM, 2013. pp. 153-160
    @inproceedings{8d21d47a5cfc41b0b05baed85b66bc2c,
    title = "Towards a parallel debugging framework for the massively multi-threaded, step-synchronous REPLICA architecture",
    abstract = "Modern chip-multiprocessors pack an increasing amount of computational cores with each generation. Along with new computational power comes a problem of managing a large pool of active threads. Traditional debuggers often deal with concurrency style multi-threading with emphasis on a single thread. The problem of thread management when debugging parallel programs is analyzed and solutions are suggested. A related debugging framework for the massively multi-threaded, synchronous REPLICA architecture is proposed.",
    keywords = "debuggin, multi-core, parallel computing, processor architecture",
    author = "J.-M. M{\"a}kel{\"a} and V. Lepp{\"a}nen and Martti Forsell",
    year = "2013",
    doi = "10.1145/2516775.2516818",
    language = "English",
    isbn = "978-1-4503-2021-4",
    pages = "153--160",
    editor = "Rachev, {Boris } and Smrikarov, {Angel }",
    booktitle = "CompSysTech '13",
    publisher = "Association for Computing Machinery ACM",
    address = "United States",

    }

    Mäkelä, J-M, Leppänen, V & Forsell, M 2013, Towards a parallel debugging framework for the massively multi-threaded, step-synchronous REPLICA architecture. in B Rachev & A Smrikarov (eds), CompSysTech '13 : Proceedings of the 14th International Conference on Computer Systems and Technologies. Association for Computing Machinery ACM, New York, NY, USA, pp. 153-160, 14th International Conference on Computer Systems and Technologies, CompSysTech 2013, Ruse, Bulgaria, 28/06/13. https://doi.org/10.1145/2516775.2516818

    Towards a parallel debugging framework for the massively multi-threaded, step-synchronous REPLICA architecture. / Mäkelä, J.-M.; Leppänen, V.; Forsell, Martti.

    CompSysTech '13 : Proceedings of the 14th International Conference on Computer Systems and Technologies. ed. / Boris Rachev; Angel Smrikarov. New York, NY, USA : Association for Computing Machinery ACM, 2013. p. 153-160.

    Research output: Chapter in Book/Report/Conference proceedingConference article in proceedingsScientificpeer-review

    TY - GEN

    T1 - Towards a parallel debugging framework for the massively multi-threaded, step-synchronous REPLICA architecture

    AU - Mäkelä, J.-M.

    AU - Leppänen, V.

    AU - Forsell, Martti

    PY - 2013

    Y1 - 2013

    N2 - Modern chip-multiprocessors pack an increasing amount of computational cores with each generation. Along with new computational power comes a problem of managing a large pool of active threads. Traditional debuggers often deal with concurrency style multi-threading with emphasis on a single thread. The problem of thread management when debugging parallel programs is analyzed and solutions are suggested. A related debugging framework for the massively multi-threaded, synchronous REPLICA architecture is proposed.

    AB - Modern chip-multiprocessors pack an increasing amount of computational cores with each generation. Along with new computational power comes a problem of managing a large pool of active threads. Traditional debuggers often deal with concurrency style multi-threading with emphasis on a single thread. The problem of thread management when debugging parallel programs is analyzed and solutions are suggested. A related debugging framework for the massively multi-threaded, synchronous REPLICA architecture is proposed.

    KW - debuggin

    KW - multi-core

    KW - parallel computing

    KW - processor architecture

    U2 - 10.1145/2516775.2516818

    DO - 10.1145/2516775.2516818

    M3 - Conference article in proceedings

    SN - 978-1-4503-2021-4

    SP - 153

    EP - 160

    BT - CompSysTech '13

    A2 - Rachev, Boris

    A2 - Smrikarov, Angel

    PB - Association for Computing Machinery ACM

    CY - New York, NY, USA

    ER -

    Mäkelä J-M, Leppänen V, Forsell M. Towards a parallel debugging framework for the massively multi-threaded, step-synchronous REPLICA architecture. In Rachev B, Smrikarov A, editors, CompSysTech '13 : Proceedings of the 14th International Conference on Computer Systems and Technologies. New York, NY, USA: Association for Computing Machinery ACM. 2013. p. 153-160 https://doi.org/10.1145/2516775.2516818