Skip to main navigation Skip to search Skip to main content

Verification of FPGA application design by model checking

  • Antti Pakonen

    Research output: Contribution to conference › Other conference contribution › Scientific

    Original languageEnglish
    Publication statusPublished - 2016
    MoE publication typeNot Eligible
    Event9th International Workshop on the Application of Field Programmable Gate Arrays in Nuclear Power Plants - Lyon, France
    Duration: 3 Oct 2016 → 6 Oct 2016

    Workshop

    Workshop9th International Workshop on the Application of Field Programmable Gate Arrays in Nuclear Power Plants
    Country/TerritoryFrance
    CityLyon
    Period3/10/16 → 6/10/16

    Keywords

    • model checking
    • FPGA
    • PLD
    • formal verification
    • nuclear power

    Access to Document

    • SAUNA: Integrated safety assessment and justification of nuclear power plant automation

      Pakonen, A. (Manager), Tommila, T. (Participant), Alanen, J. (Participant), Björkman, K. (Participant), Laarni, J. (Participant), Lahtinen, J. (Participant), Oedewald, P. (Participant), Papakonstantinou, N. (Participant), Reiman, T. (Participant), Tyrväinen, T. (Participant), Valkonen, J. (Participant), Koskinen, H. (Participant), Porthin, M. (Participant), Savioja, P. (Participant), Linnosmaa, J. (Participant), Vyatkin, V. (Participant), Pang, C. (Participant), Buzhinsky, I. (Participant), Varkoi, T. (Participant), Nevalainen, R. (Participant), Holmberg, J.-E. (Participant), Uusitalo, E. (Participant) & Koskela, M. (Participant)

      1/02/15 → 31/01/19

      Project: Research

    Cite this