



VTT Technical Research Centre of Finland

## Characterization of interconnects on multilayer high frequency PCB for D-band

Lamminen, Antti; Lahti, Markku; Del Rio, David; Saily, Jussi; Sevillano, Juan F.; Ermolov, Vladimir

*Published in:*  
2nd 6G Wireless Summit 2020

*DOI:*  
[10.1109/6GSUMMIT49458.2020.9083918](https://doi.org/10.1109/6GSUMMIT49458.2020.9083918)

Published: 01/03/2020

*Document Version*  
Publisher's final version

[Link to publication](#)

*Please cite the original version:*

Lamminen, A., Lahti, M., Del Rio, D., Saily, J., Sevillano, J. F., & Ermolov, V. (2020). Characterization of interconnects on multilayer high frequency PCB for D-band. In *2nd 6G Wireless Summit 2020: Gain Edge for the 6G Era, 6G SUMMIT 2020* Article 9083918 IEEE Institute of Electrical and Electronic Engineers.  
<https://doi.org/10.1109/6GSUMMIT49458.2020.9083918>

VTT  
<https://www.vttresearch.com>

VTT Technical Research Centre of Finland Ltd  
P.O. box 1000  
FI-02044 VTT  
Finland

By using VTT Research Information Portal you are bound by the following Terms & Conditions.

I have read and I understand the following statement:

This document is protected by copyright and other intellectual property rights, and duplication or sale of all or part of any of this document is not permitted, except duplication for research use or educational purposes in electronic or print form. You must obtain permission for any other use. Electronic or print copies may not be offered for sale.

# Characterization of Interconnects on Multilayer High Frequency PCB for D-Band

Antti Lamminen

VTT Technical Research Centre of Finland  
Espoo 02044, Finland  
[antti.lamminen@vtt.fi](mailto:antti.lamminen@vtt.fi)

Markku Lahti

VTT Technical Research Centre of Finland  
Oulu 02044, Finland  
[markku.lahti@vtt.fi](mailto:markku.lahti@vtt.fi)

David del Rio

Ceit & Tecnun - University of Navarra  
20018 San Sebastian, Spain  
[ddelrio@ceit.es](mailto:ddelrio@ceit.es)

Jussi Säily

VTT Technical Research Centre of Finland  
Espoo 02044, Finland  
[jussi.saily@vtt.fi](mailto:jussi.saily@vtt.fi)

Juan F. Sevillano

Ceit & Tecnun – University of Navarra  
20018 San Sebastian, Spain  
[jfsevillano@ceit.es](mailto:jfsevillano@ceit.es)

Vladimir Ermolov

VTT Technical Research Centre of Finland  
Espoo 02044, Finland  
[vladimir.ermolov@vtt.fi](mailto:vladimir.ermolov@vtt.fi)

**Abstract**—The paper presents the characterization of interconnects for D-band on multilayer high frequency PCBs. The losses demonstrated at 150 GHz for a microstrip line, a coplanar waveguide and a single flip-chip transition are 1.9 dB/cm, 1.8 dB/cm and 0.3 dB (for 60  $\mu\text{m}$  bumps), respectively. The applicability of multilayer high frequency PCB technology as a low cost integration platform for D-band is proven.

**Keywords**—integration, D-band, mm-waves, interconnect, flip-chip interconnect, PCB

## I. INTRODUCTION

The explosive growth of data traffic demands tens and even hundred Gbit/s backhaul capacities in future 5G and beyond 5G mobile networks [1]. It requires the usage of large bandwidths, which are available only in the high millimetre-wave and sub-terahertz regions [2], [3]. Free spectrum in D-band (130 to 175 GHz) offering a vast bandwidth is considered as a strong candidate for high capacity backhaul networks for 5G and beyond [3]. The level of integration of monolithic microwave integrated circuits (MMIC) has increased drastically in the last years. However, modern communication systems request sophisticated interconnection of many elements: MMICs, passive components and antennas. Thus, successful commercialization of D-band communication systems is not possible without advanced integration technologies providing size miniaturization, cost reduction and performance enhancement of the systems. Several packaging platforms have been demonstrated for D-band applications: low temperature co-fired ceramic (LTCC) [4], integrated passive device (IPD) [5] and thin-film processing on alumina substrate [6]. LTCC provides multilayer metal structures but it is not a cost-effective solution in large scales. IPD technology enables conductive layers inside polymer films on top of a carrier substrate but the layer thickness and the number of layers is usually limited. Thin-film processes usually have only a single patterned layer over a ground plane layer. Such process is not feasible for complex integrated systems like phased antenna arrays. Polytetrafluoroethylene (PTFE) -based substrates have been used in printed circuit boards (PCB) for low cost 77 GHz

This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 761390.

radars [7]. However, PTFE has low mechanical strength and is difficult to manufacture in multilayer substrates. Low-loss multilayer integration solutions have become available, for example based on LCP (Liquid Crystal Polymer) [8]. However, LCP suffers from inconsistent material movement that complicates the PCB fabrication process, particularly for mm-wave applications where feature-to-feature accuracy is a prime consideration. In recent years, new cost-effective and low-loss multilayer build-ups, which can be manufactured using PCB processing techniques, have entered the market [9].

Interconnects play a key role in any integration platform. They should have low loss and wide bandwidth. Transmission lines are needed in phased array feeding networks to distribute RF signals to all array elements. Flip-chip interconnects are needed to integrate the MMIC to PCB. In this work, the performance of microstrip lines (MS), coplanar waveguides (CPW) and flip-chip interconnects are studied on high frequency multilayer PCBs at D-band. A possible utilization of such interconnects for a physical implementation of a D-band transceiver with a phased antenna arrays is shown in Fig. 1.




Fig. 1. Example of a physical implementation of D-band transceiver with an antenna array on high frequency PCB.




Fig. 3 (a) Layout and micrographs of a microstrip after (b) subtractive and (c) mSAP processing.

## II. FABRICATION OF INTERCONNECTS

A 4-layer PCB build-up is selected for fabrication of interconnect test structures. The PCB build-up is shown in Fig. 2.





Fig. 2. (a) Schematic of PCB material build-up, (b) cross section of fabricated PCB (Astra® MT77 by Isola Group as substrate material and conventional subtractive technology for conductor patterning) with realized and designed dimensions (in brackets).

PCB test panels were ordered from two different PCB producers. The first producer use Astra® MT77 ( $\epsilon_r = 3.0 \pm 0.1$ ,  $\tan \delta = 0.0015 \pm 0.0005$  up to 100 GHz) by Isola Group as substrate material and conventional subtractive technology for conductor patterning. In case of subtractive technology, conductive structures are formed by etching copper layers. The second producer use Megtron 7N ( $\epsilon_r = 3.20$ ,  $\tan \delta = 0.003$  at 50 GHz) by Panasonic as substrate material and semi-additive processing (mSAP) for conductor patterning. The mSAP process starts with the deposition of a copper seed layer. Then a mold for plating the copper is created by photolithography. After the copper is plated to the desired thickness, the photoresist mold is stripped and the seed layer is removed to

complete the metal layer. Laminate and pre-preg materials are available down to 50- $\mu\text{m}$  and 60- $\mu\text{m}$  thicknesses from both producers. Both material systems are designed for advanced multilayer constructions with sequential laminations, also called any-layer build-ups.

Microstrip lines (MS) and grounded coplanar waveguides (GCPW) were designed for PCBs to investigate their loss/cm and matching with the ground-signal-ground (GSG) pads that are used for flip-chipping. Due to close dielectric properties of Astra® MT77 and Megtron 7N, the same designs were used for both PCBs. The designed width of the 50  $\Omega$  MS is 140 $\mu\text{m}$ . The designed line and gap widths of the GCPW are 120 $\mu\text{m}$  and 70 $\mu\text{m}$ , respectively. The critical areas for fabrication are the ground-signal-ground (GSG) probe contact pads where track widths down to 50  $\mu\text{m}$  and gap widths of 50  $\mu\text{m}$  are required (see Fig. 3a).

After fabrication, the dimensions of GCPW and other transmission lines were measured under a microscope. Comparison between MS layout and manufactured MS can be seen in Fig. 3. The strong over-etching was observed for PCB using subtractive technology (see Fig. 3b). Deviations of dimensions was up to 12%. Especially, areas of contact pads were very strongly over-etched, making the structures barely usable. A cross section of PCB fabricated by the first producer is shown in Fig. 2b. The realized (designed) thicknesses of the top, middle, and bottom dielectric layers are 38 $\mu\text{m}$  (64  $\mu\text{m}$ ), 128  $\mu\text{m}$  (127  $\mu\text{m}$ ), and 58  $\mu\text{m}$  (64  $\mu\text{m}$ ), respectively. Since the feed line is on the top layer, the deviation affects mainly on the feed line impedance. Quality of metal patterning in case of mSAP processing was much better (see Fig. 3c). The realized dimensions are only about 2.5% smaller than the designed ones.




Fig. 4. (a) The coplanar waveguide on the PCB with contact pads for MMIC. A frame around pads is a soldering mask preventing the solder from flowing along copper tracks. (b) The test structure with the MMIC dummy chip attached.




Fig. 5. (a) Cross-section diagram of the on-chip transmission line and (b) micrograph of the manufactured on-chip transmission line.

To demonstrate the flip-chip interconnects, prototypes were fabricated that consist of two parts: a GCPW with bond pads fabricated on PCB (see Fig. 4a) and a SiGe MMIC test chip with a  $50 \Omega$  transmission line and bond pads. For the on-chip test structure, a side-shielded microstrip line is implemented using the 55-nm BiCMOS process from STMicroelectronics [10]. With 8 metal layers, including an ultra-thick layer with a thickness of around  $3 \mu\text{m}$ , as well as heterojunction bipolar transistors (HBT) with  $f_t$  higher than 300 GHz, this technology has a strong potential to allow the implementation of high-performance D-band circuits [11], [12].

The main conductor of the transmission line is implemented using the 8<sup>th</sup> ultra-thick metal, while the first four metals are stacked to provide a low-resistivity return plane. Fig. 5a shows a simplified diagram of the transmission line cross section. The line has a width of  $5.4 \mu\text{m}$  to present a characteristic impedance of  $50 \Omega$  at 150 GHz, its length is  $135 \mu\text{m}$  and the separation to the side ground walls is  $13.5 \mu\text{m}$ . This line provides a simulated insertion loss of  $0.9 \text{ dB/mm}$  at 150 GHz. For the interconnections, custom octagonal GSG pads are implemented, with a diameter of  $60 \mu\text{m}$  and a pitch of  $150 \mu\text{m}$ . Special care is placed in the transition from the on-chip microstrip line to the coplanar pads, so as to maximize the return loss. A picture of the part of the manufactured test chip that includes the described transmission line is shown in Fig. 5b. After dicing out this part of the chip, it has a size of  $0.420 \text{ mm} \times 0.320 \text{ mm}$  and total thickness is  $300 \mu\text{m}$ .

Fig. 6 depicts the EM simulated S-parameters of the transmission line, including the GSG pads. As observed, the total insertion loss at 150 GHz is  $1.4 \text{ dB}$ , of which around  $0.6 \text{ dB}$  are due to each group of GSG pads and CPW-microstrip transition.

$60 \mu\text{m}$  solder bumps were processed on the chips. The chip is flip-chipped to the coplanar waveguide on the PCB. Due to strong over-etching of subtractive processed PCB only mSAP processed PCB were used for characterization of flip-chip interconnects. In the assembly process, solder flux was first dispensed onto the pads of the chip. The chip was then aligned on the correct location using the Finetech Fineplacer flip-chip bonder.




Fig. 6. EM simulation results of the on-chip transmission line.

The placement accuracy was about a few  $\mu\text{m}$ . One of the benefits of soldering over thermo-compression bonding is the self-alignment of the chip during soldering. Reflow soldering was carried out in Sikama Falcon 5C belt oven. The peak temperature was  $245 \text{ }^\circ\text{C}$  to ensure the melting of SnAgCu solder bumps. The test structure with the MMIC dummy chip attached is shown in Fig. 4b.

### III. RESULTS AND DISCUSSION

#### A. Transmission lines

The S-parameters of the test structures were measured at D-band (110–170 GHz) using PNA-X N5245A with WR6.5-VNAX extenders and ground-signal-ground (GSG) probes with  $100\text{-}\mu\text{m}$  pitch. The line-reflect-reflect-match (LRRM) calibration method is used in the measurements, thus the GSG transition needed for the probes presents in the results.

The measured S-parameters for the  $10 \text{ mm}$  long MS and GCPW on PCB using Astra® MT77 by Isola Group as substrate material and conventional subtractive technology for conductor patterning are presented in Fig. 7. It can be seen that  $|S_{11}|$  increases with frequency due to the GSG transition. By excluding the mismatch of the GSG transitions, the measured losses for the MS and GCPW are  $2.6 \text{ dB/cm}$  and  $2.9 \text{ dB/cm}$ , respectively, at 150 GHz, which are higher than for ideal copper ( $0.92 \text{ dB/cm}$  and  $0.83 \text{ dB/cm}$ ). The difference is mostly due to surface roughness of the conductors which can be taken into account in simulations by using effective conductivity ( $\sigma_{\text{eff}}$ ) instead of bulk value. Re-simulations were done to match the simulation results with the measured ones. Good agreement was observed with parameters  $\epsilon_r = 3.00$ ,  $\tan\delta = 0.0017$  and  $\sigma_{\text{eff}} = 3 \times 10^6 \text{ S/m}$  for the conductors.

The measured S-parameters for the  $10 \text{ mm}$  long MS and GSG on PCB using Megtron 7N by Panasonic as substrate material and semi-additive processing (mSAP) for conductor patterning are presented in Fig. 8. The insertion losses are lower than for the subtractive technology in Fig. 7.







Fig. 7. Measured S-parameters (LRRM calibration) for the 10 mm long (a) microstrip line and (b) coplanar waveguide on PCB using Astra® MT77 by Isola Group as substrate material and the subtractive technology.

Fig. 8. Measured S-parameters (LRRM calibration) for the 10-mm long (a) microstrip line and (b) coplanar waveguide on PCB using Megtron 7N by Panasonic and the mSAP technology.

To extract the influence of pads from the results, also the thru-reflect-line (TRL) calibration method was used in the measurements. The measured S-parameters for the 10 mm long MS and GCPW are presented in Fig. 9. MS and GCPW losses are 1.9 dB/cm and 1.8 dB/cm at 150 GHz, respectively. After the TRL calibration both MS and GCPW are well matched.

### B. Flip chip interconnect

The same test setup and TRL calibration described above are used for performing the measurements of the structures with the flip-chipped chips. Thus, influence of pads are extracted from the results. Due to strong over-etching of subtractive processed PCB only PCB using Megtron 7N by Panasonic as substrate material and semi-additive processing (mSAP) for conductor patterning were utilized for characterization of flip-chip interconnects. Five chips were flip-chipped on the test PCB. Fig. 10 shows the measured  $|S_{21}|$  for samples tested. Fig. 11 shows all S-parameters for the best sample. The test results include:  $2 \times 1.5$  mm PCB line (total loss 0.6 dB),  $2 \times$  flip-chip transition loss, and the on-chip microstrip line loss (about 1.5 dB). The estimate for a single flip-chip transition loss is about 0.3 dB.




Fig. 9. Measured  $|S_{21}|$  (TRL calibration) for the microstrip line and coplanar waveguide on PCB using Megtron 7N by Panasonic and the mSAP technology.




Fig. 10.  $|S_{21}|$  results with flip chip bumps (diam.  $60\ \mu\text{m}$ ) for tested samples on PCB using Megtron 7N by Panasonic and the mSAP technology




Fig. 11. S-parameters for the best flip chipped sample on PCB using Megtron 7N by Panasonic and the mSAP technology.

#### IV. CONCLUSIONS

The paper presents the characterization results of interconnects for D-band on multilayer high frequency PCBs. Both studied substrate materials (Astra MT77 and Megtron 7N) have demonstrated their applicability for D-band. The measured losses for microstrip line and coplanar waveguide at 150 GHz are 1.9 dB/cm and 1.8 dB/cm, respectively. Such transmission line losses enable the construction of feed networks for antenna arrays with 64-, 256- or 512-elements. The critical areas for fabrication of interconnects are the GSG contact pads needed for flip chip bonding interconnects. Track widths down to  $50\ \mu\text{m}$  and gap widths of  $50\ \mu\text{m}$  are required for their realization. Utilization of PCB with semi-additive processing (mSAP) for conductor patterning allows reaching such accuracy. The measured performance of a single flip-chip transition loss is about 0.3 dB for  $60\ \mu\text{m}$  bumps. The feasibility of PCB technology for a low cost integration platform even at D-band is proven.

#### REFERENCES

- [1] R. Lombardi, "Microwave and Millimetre-wave for 5G Transport," *ETSI White Paper*, no. 25, pp. 1–16, 2018.
- [2] M. G. L. Frecassetti et al, "D-Band Transport Solution to 5G and Beyond 5G Cellular Networks," European Conference on Networks and Communications (EuCNC), Valencia, Spain, Jun. 2019.
- [3] M. G. L. Frecassetti et al., "D-Band Radio Solutions For Beyond 5G Reconfigurable Meshed Cellular Networks", 2019 16th International Symposium on Wireless Communication Systems (ISWCS), Oulu, 2019.
- [4] C. Kärfelt, B. Zhang and H. Zirath, "A QFN packaged grid array antenna in low dielectric constant LTCC for D-band applications," *2016 IEEE MTT-S International Microwave Workshop Series on Advanced Materials and Processes for RF and THz Applications (IMWS-AMP)*, Chengdu, 2016, pp. 1-4.
- [5] A. Bisognin et al., "D-band Quasi-Yagi antenna in IPD process," *2013 7th European Conference on Antennas and Propagation (EuCAP)*, Gothenburg, 2013, pp. 330-331.
- [6] H. Gulan, S. Beer, S. Diebold, P. Pahl, B. Goettel and T. Zwick, "CPW fed  $2 \times 2$  patch array for D-band System-in-Package applications," *2012 IEEE International Workshop on Antenna Technology (iWAT)*, Tucson, AZ, 2012, pp. 64-67.
- [7] T. Shijo, S. Obayashi and T. Morooka, "Design and development of 77-GHz pair-slot array antenna with single-mode post-wall waveguide for automotive radar," *2011 IEEE International Symposium on Antennas and Propagation (APSURSI)*, Spokane, WA, 2011, pp. 476-479.
- [8] B. Zhang, C. Kärfelt, H. Gulan, T. Zwick and H. Zirath, "A D-band packaged antenna on organic substrate with high fault tolerance for mass production," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 6, no. 3, pp. 359-365, March 2016.
- [9] L. Boettcher, D. Manassis, A. Ostmann, S. Karaszkiwicz, R. Aschenbrenner and K. Lang, "Implementation of chip embedding processes for the creation of miniaturized system-in-packages," *3rd Electronics System Integration Technology Conference ESTC*, Berlin, 2010, pp. 1-6.
- [10] P. Chevalier et al., "A 55 nm triple gate oxide 9 metal layers SiGe BiCMOS technology featuring 320 GHz ft / 370 GHz fMAX HBT and high-Q millimeter-wave passives," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, vol. 2015-Febru, no. February, p. 3.9.1-3.9.3, 2015.
- [11] P. Roux, A. Singh, F. Jorge, M. Moretto, and Y. Baeyens, "Wideband Variable Gain Amplifier for D band Backhaul Transceiver in 55nm BiCMOS Technology," in *Asia-Pacific Microwave Conference, APMC*, 2019.
- [12] A. Bossuet et al., "A 135-150 GHz Frequency Quadrupler with 0.5 dBm Peak Output Power in 55 nm SiGe BiCMOS technology," *2015 IEEE Bipolar/BiCMOS Circuits and Technology Meeting-BCTM*, Boston, MA, pp. 186-189.